Events

Hands on ASIC Design using Cadence Tools – Hybrid Mode
27-06-2025

-

29-06-2025

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

It is an engaging three-day program designed to Circuit branch participants in the fundamentals of ASIC design and hardware description languages, particularly Verilog. Starting with an introduction to ASIC design flow, the event progresses through key concepts like combinational and sequential circuit design, FSM implementation, and reusable module creation. With hands-on sessions, participants explore practical RTL coding projects. The bootcamp culminates in group projects, presentations, and feedback.

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Value added Course on Statistics for Data Science using R
Two-Day Workshop on ReVITalization: Industry, Technology & Skills for Sustainable Cooling & Heating
Research Workshop Strategies for Successful Research Publication: From Manuscript to Acceptance
Two-Day National Workshop On Advanced Manufacturing & Materials: From Processing to Performance Evaluation

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.