About The Institute

VIT was founded in 1984 as Vellore Engineering College by the Chancellor G. Viswanathan. From its humble beginning, the institution has grown exponentially to that of having more than 33,000 students. Students from all the states of India and from more than 50 countries are studying at VIT. University status was conferred in 2001 by MHRD Govt. of India in recognition of its excellence in academics, research and extracurricular initiatives. Currently, VIT has 4 campuses in Vellore, Chennai, Amaravati (AP) and Bhopal (MP).

The National Institutional Ranking Framework (NIRF) of the MHRD, Government of India, has identified VIT as the best Private Engineering Institution in India in the year 2016, 2017, 2018 and 2019. VIT has been awarded as No.1 Private Institution for Innovation (ARIIA 2019 Award) by Govt. of India. VIT has gone for accreditation by NAAC [India], IET [UK], and ABET [USA] and follows world class academic processes. VIT is the first and only University in India to get 4-star rating from QS, the world universities ranking organization. Govt. of India recognizes VIT as an Institute of Eminence (IoE) in 2019 to become the world's best.

About School of Electrical Engineering

The School of Electrical Engineering (SELECT) has 100 faculty members who have done their UG and PG degrees from the top-notch universities. The School offers B.Tech (Electrical and Electronics Engineering), B.Tech (Electronics and

Instrumentation Engineering), M.Tech (Power Electronics and Drives) and M. Tech (Control and Automation), M.S. by Research and Ph.D. in Engineering, B.Tech (Electrical and Electronics Engineering) and B.Tech (Electronics and Instrumentation Engineering), is accredited by the Engineering Accreditation Commission of ABET. All UG & PG programmes of the school are accredited by the Institution of Engineering and Technology (IET), U.K. The placement record of the School has always been impressive. Almost 100% of the students get job from the campus placement and many of them are getting it in core companies every year. The School has state-of-the art laboratories in almost all the areas of Electrical, Electronics and Instrumentation Engineering. Every year, students get scholarships to do their final year projects abroad under the Semester Abroad Program (SAP). Schneider Electric, India, Danfoss Engineering Tomorrow, India and Fluke Technologies Pvt. Limited, Bangalore, have established Centre of Excellence for students R&D activities under the guidance of faculty members and Industry experts. The School has signed MoUs with many foreign Universities, research organizations and Industries from where students get benefits for their R&D Work / Projects from the MoUs.

About the Workshop

The Signal and Image Processing: Practice to Research have created the opportunity to use recent advanced algorithms for high performance domains. This workshop focuses on applications in the following areas: IoT, Audio/Speech signal processing, Telecommunication and includes Mathematical modelling based on Wavelet Transforms. The workshop incites faculty members, on-going researchers to equip and advance their knowledge in this area, and also, outlines the prospective areas for novel research.

Topics to be covered

- Radar Signal Processing.
- Wavelet Transforms for Signal/Image Processing.
- Signal Processing for Cooperative Communication
- Artificial Neural Networks Applications in Signal / Image Processing
- Role of Signal Processing in IoT
- Advanced Image Steganography Techniques
- Compression Techniques for Light Field Images
- Hands on Sessions

Resource Person:

The workshop sessions will be delivered by experts from renowned Industries / Institutes / Research Labs in India.

Registration Fee:

Students/Research Scholars: Rs 1500/-

Faculty/Industry Experts/Scientists: Rs. 3,000/-

(Registration fees includes 18 % tax)

(Registration fee Includes a kit, working lunch and snacks. E-Certificate will be issued to all the registered and attended participants.)

Registration can be done in online.

Online registration and payment link:

http://info.vit.ac.in/Events-VIT/Signal-and-Image-Processing/apply.asp

Important Dates:

Last date for registration: **29th February, 2020** Workshop Dates: **5th to 7th March, 2020**

Prospective participants are requested to fill up the registration form after paying through online and send it to the coordinator.

Three Day National Workshop with Hands-on session in Signal and Image Processing: Practice to Research REGISTRATION FORM (Capital Letters only)

Full Name														
Gender: Male / Female.														
Designation:														
Organization:														
Address:														

•••	•••	•••	·	•••	·	·	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

Mobile No.: .												

E-mail :....

Accommodation required: Yes/ No (If available, on Payment Basis will be given on first come first served basis)

Online Payment. Ref. No:....

Declaration: The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the course and attend the course for the entire duration.

Place :

Date :

ADVISORY COMMITTEE

Advisors

Dr Sivabalan .S, Dean, School of Electrical Engineering, Vellore Institute of Technology, Vellore. Dr. S. Vivekanandan, Head Department of Instrumentation, School of Electrical Engineering, Vellore Institute of Technology, Vellore.

Coordinators

Dr. G.K.Rajini, Associate Professor +91-9790107509 <u>rajini.gk@vit.ac.in</u>

Dr. S.Balaji , Associate Professor +91-9443436702 sbalaji@vit.ac.in

Dr.G. Abhishek, Assistant Professor (Senior) +91-9003542499 <u>abhishek.g@vit.ac.in</u>


School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu - 632 014.



Three Day National Workshop with Hands-on session in

Signal and Image Processing:

Practice to Research 5th to 7th March 2020.



Coordinators

Dr.G.K. Rajini Dr.S. Balaji Dr.G. Abhishek

Organized by

Department of Instrumentation, School of Electrical Engineering, Vellore Institute of Technology, Vellore

Signature of Participant