

## SCHOOL OF ELECTRONICS ENGINEERING

## M. Tech VLSI Design

(M.Tech MVD)

Curriculum

(2018-2019 admitted students)

## VISION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY

Transforming life through excellence in education and research.

## MISSION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY

World class Education: Excellence in education, grounded in ethics and critical thinking, for improvement of life.

**Cutting edge Research**: An innovation ecosystem to extend knowledge and solve critical problems.

**Impactful People**: Happy, accountable, caring and effective workforce and students.

**Rewarding Co-creations**: Active collaboration with national & international industries & universities for productivity and economic development.

**Service to Society**: Service to the region and world through knowledge and compassion.

## VISION STATEMENT OF THE SCHOOL OF ELECTRONICS ENGINEERING

To be a leader by imparting in-depth knowledge in Electronics Engineering, nurturing engineers, technologists and researchers of highest competence, who would engage in sustainable development to cater the global needs of industry and society.

# MISSION STATEMENT OF THE SCHOOL OF ELECTRONICS ENGINEERING

- Create and maintain an environment to excel in teaching, learning and applied research in the fields of electronics, communication engineering and allied disciplines which pioneer for sustainable growth.
- Equip our students with necessary knowledge and skills which enable them to be lifelong learners to solve practical problems and to improve the quality of human life.

### M. Tech. VLSI Design

## PROGRAMME EDUCATIONAL OBJECTIVES (PEOs)

- 1. Graduates will be engineering practitioners and leaders, who would help solve industry's technological problems.
- 2. Graduates will be engineering professionals, innovators or entrepreneurs engaged in technology development, technology deployment, or engineering system implementation in industry.
- 3. Graduates will function in their profession with social awareness and responsibility.
- 4. Graduates will interact with their peers in other disciplines in industry and society and contribute to the economic growth of the country.
- 5. Graduates will be successful in pursuing higher studies in engineering or management.
- 6. Graduates will pursue career paths in teaching or research.

### M. Tech VLSI Design

### **PROGRAMME OUTCOMES (POs)**

- PO\_01: Having an ability to apply mathematics and science in engineering applications.
- PO\_02: Having an ability to design a component or a product applying all the relevant standards and with realistic constraints, including public health, safety, culture, society and environment
- PO\_03: Having an ability to design and conduct experiments, as well as to analyse and interpret data, and synthesis of information
- PO\_04: Having an ability to use techniques, skills, resources and modern engineering and IT tools necessary for engineering practice
- PO\_05: Having problem solving ability- to assess social issues (societal, health, safety, legal and cultural) and engineering problems
- PO\_06: Having adaptive thinking and adaptability in relation to environmental context and sustainable development
- PO\_07: Having a clear understanding of professional and ethical Responsibility
- PO\_08: Having a good cognitive load management skills related to project management and finance

## PROGRAMME SPECIFIC OUTCOMES (PSOs)

On completion of M. Tech. (VLSI Design) programme, graduates will be able to

PSO1: Apply advanced concepts in Physics of semiconductor devices to design VLSI Systems.

PSO2: Design ASIC and FPGA based systems using industry standard tools.

PSO3: Solve research gaps and provide solutions to socio-economic and environmental problems.

## **Category-wise Credit distribution**

Category	Credits
University core (UC)	27
Programme core (PC)	19
Programme elective (PE)	18
University elective (UE)	6
Bridge course (BC)	
Total credits	70

### **Detailed curriculum**

(as given in the student curriculum view – in the order of UC, UE, PC and PE). Courses need not be listed under UE.

## **University Core - 27 Credits**

S.	<b>Course Code</b>	Course Title	L	T	P	J	C
No							
1.	MAT5009	Advanced Computer	2	2	0	0	3
		Arithmetic					
2.	ENG5001 and	Technical English I and	{0	0	2	0	2
	ENG5002	Technical English II	0	0	2	0}	
	(or) EFL5097	(or) Foreign Language	2	0	0	0	
3.	STS5001	Soft Skills	0	0	0	0	1
4.	STS5002	Soft Skills	0	0	0	0	1
5.	SET5001	SET Project-I	0	0	0	0	2
6.	SET5002	SET Project-II	0	0	0	0	2
7.	ECE6099	Master's Thesis	0	0	0	0	16

## **University Elective – 6 Credits**

S.No	Course Title	L	T	P	J	$\mathbf{C}$
1	University Elective#	ı	ı	ı	ı	6

# All courses offered by other M.Tech Programmes / PE of M.Tech (VLSI Design)

## **Programme Core – 19 Credits**

S. No	Course Code	Course Title	L	Т	P	J	C
1	ECE5014	ASIC Design	3	0	2	0	4
2	ECE5015	Digital IC Design	3	0	0	4	4
3	ECE5016	Analog IC Design	3	0	2	0	4
4	ECE5017	Digital Design with FPGA	2	0	2	4	4
5	ECE5018	Physics of VLSI Devices	3	0	0	0	3

## **Programme Electives - 18 Credits**

S. No	Course Code	Course Title	L	T	P	J	C
1	ECE5019	Computer Aided Design for VLSI	3	0	0	0	3
2	ECE5020	DSP Architectures	2	0	0	4	3
3	ECE5021	Scripting Languages and Verification	3	0	2	0	4
4	ECE5022	VLSI Digital Signal Processing	3	0	0	0	3
5	ECE5023	Memory Design and Testing		0	0	0	3
6	ECE5024	IC Technology		0	0	0	3
7	ECE5025	System-on-Chip Design	3	0	0	0	3
8	ECE5026	System Design with FPGA	2	0	0	4	3
9	ECE5027	Advanced Computer Architecture	3	0	0	0	3
10	ECE5028	Micro Sensors and Interface Electronics	2	0	0	4	3
11	ECE5029	VLSI Testing and Testability	3	0	0	0	3
12	ECE6025	Low Power IC Design	2	0	0	4	3
13	ECE6026	Mixed Signal IC Design		0	0	4	3
14	ECE6027	RFIC Design		0	0	4	3
15	ECE6028	Nanoscale Devices and Circuit Design	2	0	0	4	3

**Syllabus** 

Course Code	Course Title	L	T	P	J	C
MAT5009	ADVANCED COMPUTER ARITHMETIC	2	2	0	0	3
Pre-requisite	None			Sy	lla	bus
				V	ers	ion

The course aimed to:

- 1. Introduce the representation of the numbers using redundant and residue number system.
- 2. Introduce various integer arithmetic algorithms, FFT and modular arithmetic algorithms.
- 3. Familiarize floating-point arithmetic algorithms and its impacts on resulting error and its corrective methods.
- 4. Explain CORDIC algorithm for calculating various functions of common interest.
- 5. Explains the implementation aspects of high throughput, low power and fault tolerant arithmetic circuits.

#### **Expected Course Outcome:**

The students will be able to:

- 1. Understand and represent the numbers using redundant and residue number system.
- 2. Understand and apply various integer arithmetic algorithms.
- 3. Understand and apply various FFT and modular arithmetic algorithms.
- 4. Understand floating-point arithmetic algorithms, apply it, analyse the impacts of resulting error and its corrective methods.
- 5. Understand and apply CORDIC algorithm for calculating various functions of common interest.
- 6. Understand the implementation aspects of high throughput, low power and fault tolerant arithmetic circuits.

#### **Module:1** Introduction to computer Arithmetic

5 hours

Review of Numbers and arithmetic. Redundant number systems. Residue number system.

#### **Module:2** Integer Arithmetic

7 hours

Addition and Subtraction. Multiplication. Division. Roots. Greatest Common Division. Base Conversion: Quadratic Algorithms, Sub quadratic Algorithms.

#### **Module:3** | **FFT and Modular Arithmetic**

6 hours

Representation: Classical Representation, Montgomery's Form, Residue Number Systems, MSB vs LSB Algorithms, Link with Polynomials. Addition and Subtration. Multiplication: Barrett's Algorithm, Montgomery's Multiplication, McLaughlin's Algorithm, Special Moduli, Fast Multiplication Over GF (2)[x]. Division and Inversion, Exponentiation, Chinese Remainder Theorem.

#### **Module:4** | **Floating Point Arithmetic**

7 hours

Floating point representation. Floating point operation. Errors and Error control. Precise and certifiable arithmetic.

#### **Module:5** Function Evaluation

7 hours

Square-Rooting Methods. The CORDIC Algorithms . Variations in Function Evaluation. Arithmetic by Table Lookup.

#### **Module:6** | Implementations

5 hours

High throughput arithmetic, Low power arithmetic, fault tolerant arithmetic											
Module:7   Error Analysis 6 hours											
Absolute Versus Relative Error, Significant Digits. Uncertainty in Data. Chopping off and											
Rounding off. Truncation Error. Loss of Significance.											
Mo	dule:8	Contemporary issues:				2 hours					
				Total 1	Lecture hours:	45 hours					
	kt Books										
1.		z Parhami, "Computer Arit	hmetic: Algorithm	is and Hard	dware Design", (2	2/e) Oxford					
	Univers	sity Press 2015.									
2.	Richard	P Brent and Paul Zimi	nerman, "Modern	n Comput	er Arithmetic",	Cambridge					
	Univers	sity Press 2010.									
Ref	erence l	Books									
1.	Mircea	Vladutiu, "Computer A	rithmetic: Algori	thms and	Hardware Imp	plementation",					
		er 2012.									
2.		W. Kulisch "Computer Arit		ty: Theory	, Implementation	i, and					
	Applica	ations", De Gruyter; 2 edition	on, 2012								
Mo	do of Ex	valuation: Continuous Asso	gemant Test I (C	'ATI) C	ontinuous Assass	mont Tost II					
Mode of Evaluation: Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II											
(CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).											
Approved by Academic Council No. 47 Date 05-10-2017											

Course code	Course title	L	T	P	J	C	
ENG5001	Fundamentals of Communication Skills	0	0	2	0	1	
Pre-requisite	Not cleared EPT (English Proficiency Test)			Sy	lla	bus	
_				V	ers	ion	
						1.0	
Course Objective	es:						
1. To enable learn	ers learn basic communication skills - Listening, Speaking, Readi	ng	and	1 W	rit	ing	
2. To help learners	s apply effective communication in social and academic context						
3. To make students comprehend complex English language through listening and reading							
<b>Expected Course</b>	Outcome:						
	ening and comprehending skills of the learners						
2. Acquire speaking skills to express their thoughts freely and fluently							

- 3.Learn strategies for effective reading
- 4. Write grammatical correct sentences in general and academic writing
- 5. Develop technical writing skills like writing instructions, transcoding etc.,

Module:1	Listening	8 hours
Understand	ing Conversation	
Listening to	Speeches	
Listening fo	or Specific Information	
Module:2	Speaking	4 hours
Exchanging	Information	
Describing	Activities, Events and Quantity	
Module:3	Reading	6 hours
Identifying	Information	
Inferring M	eaning	
Interpreting	text	
Module:4	Writing: Sentence	8hours
Basic Sente	nce Structure	
Connective	S	
Transforma	tion of Sentences	
Synthesis o	f Sentences	
Module:5	Writing: Discourse	4hours
Instructions		
Paragraph		
Transcoding		
		30 hours
	Total Lecture hours:	

#### Text Book(s)

Redston, Chris, Theresa Clementson, and Gillie Cunningham. Face2face Upper Intermediate Student's Book. 2013, Cambridge University Press.

#### **Reference Books**

- Chris Juzwiak .Stepping Stones: A guided approach to writing sentences and Paragraphs (Second Edition), 2012, Library of Congress.
- Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team

Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey. ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for 3. Engineers and IT Professionals, 2012, IGI Global, Hershey PA. Judi Brownell, Listening: Attitudes, Principles and Skills, 2016, 5th Edition, Routledge: USA 4. John Langan, Ten Steps to Improving College Reading Skills, 2014, 6th Edition, Townsend Press:USA Redston, Chris, Theresa Clementson, and Gillie Cunningham. Face2face Upper Intermediate Teacher's Book. 2013, Cambridge University Press. Authors, book title, year of publication, edition number, press, place Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar **List of Challenging Experiments (Indicative)** Familiarizing students to adjectives through brainstorming adjectives with 2 hours all letters of the English alphabet and asking them to add an adjective that starts with the first letter of their name as a prefix. 2. Making students identify their peer who lack Pace, Clarity and Volume 4 hours during presentation and respond using Symbols. 3. Using Picture as a tool to enhance learners speaking and writing skills 2 hours Using Music and Songs as tools to enhance pronunciation in the target 4. 2 hours language / Activities through VIT Community Radio 5. Making students upload their Self- introduction videos in Vimeo.com 4 hours Brainstorming idiomatic expressions and making them use those in to their 4 hours 6. writings and day to day conversation 7. Making students Narrate events by adding more descriptive adjectives and 4 hours add flavor to their language / Activities through VIT Community Radio 8 Identifying the root cause of stage fear in learners and providing remedies to 4 hours make their presentation better Identifying common Spelling & Sentence errors in Letter Writing and other 2 hours day to day conversations Discussing FAQ's in interviews with answers so that the learner gets a 10. 2 hours better insight in to interviews / Activities through VIT Community Radio Total Practical Hours | 30 hours Mode of evaluation: Online Quizzes, Presentation, Role play, Group Discussions, Assignments, Mini Project Recommended by Board of Studies 22-07-2017 Approved by Academic Council No. 46 Date 24-8-2017

Course code	e	Course title	LTPJC
ENG5002	-	Professional and Communication Skills	0 0 2 0 1
Pre-requisit	te	ENG5001	Syllabus
<b>1</b>			version
			1.1
Course Obj	ectives	:	1
		ts to develop effective Language and Communication Skills	
2. To enhance	ce stud	ents' Personal and Professional skills	
3. To equip t	the stuc	lents to create an active digital footprint	
<b>Expected Co</b>			
-	-	ersonal communication skills	
		m solving and negotiation skills	
	•	and mechanics of writing research reports	
		public speaking and presentation skills	
5. Apply th	e acqui	red skills and excel in a professional environment	
37 11 4	T		
Module:1		onal Interaction	2hours
Introducing	Oneseli	f- one's career goals	
Activity: SW	VOT A	nalysis	
Module:2	Inter	rpersonal Interaction	2 hours
Interpersona		nunication with the team leader and colleagues at the workplace	1
Activity: Ro	ie Piays	s/Mime/Skit	
Module:3	Socie	al Interaction	2 hours
		a, Social Networking, gender challenges	2 110415
		LinkedIn profile, blogs	
Activity. Cit	cating 1	Elikedili proffie, ologs	
Module:4	Résu	ımé Writing	4 hours
			lilouis
	-	irement and key skills	
Activity: Pre	epare ar	n Electronic Résumé	
	1_		T
Module:5	Inter	rview Skills	4 hours
Placement/Jo	ob Inter	rview, Group Discussions	1
		erview and mock group discussion	
		<i>U</i> 1	
Module:6	Repo	ort Writing	4 hours
	•		
Language an	nd Mecl	hanics of Writing	
Activity: Wr	itino a	Report	
1 1001 vity. 111	ming a	Troport .	
Module:7	Stud	ly Skills: Note making	2hours
Summarizing		•	2110015
`	_	Executive Summary, Synopsis	
muly. AU	muact,	LACCULIVE DUITHINGLY, DYNOPSIS	

Oral Presentation using Digital Tools  Activity: Oral presentation on the given topic using appropriate non-verbal cues  Module:10 Problem Solving Skills 4 hours  Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and TT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media — Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  5. Group discussion on latest topics  6. Report Writing — Real-time reports  2 hours	Module:8 Interpreting skills 2 h							
Module:9 Presentation Skills 4 hours  Oral Presentation using Digital Tools  Activity: Oral presentation on the given topic using appropriate non-verbal cues  Module:10 Problem Solving Skills 4 hours  Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  4. Prepare an Electronic Résumé and upload the same in vimeo  3. Oroup discussion on latest topics  4. Prepare an Electronic Resumé and upload the same in vimeo  3. Oroup discussion on latest topics  4. Prepare an Electronic Resumé and upload the same in vimeo  4. Prepare an Electronic Resumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing an Abstract, Executive Summary on short scientific or research  7. Writing an Abstract, Executive Summary on short scientific or research	Interpret data	in tables and graphs						
Oral Presentation using Digital Tools  Activity: Oral presentation on the given topic using appropriate non-verbal cues  Module:10 Problem Solving Skills 4 hours  Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  Group discussion on latest topics  4 hours  Group discussion on latest topics  5 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours	Activity: Tra	nscoding						
Oral Presentation using Digital Tools  Activity: Oral presentation on the given topic using appropriate non-verbal cues  Module:10 Problem Solving Skills 4 hours  Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  Group discussion on latest topics  4 hours  Group discussion on latest topics  5 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours								
Activity: Oral presentation on the given topic using appropriate non-verbal cues    Module:10   Problem Solving Skills   4 hours	Module:9	Presentation Skills	4 hours					
Problem Solving & Conflict Resolution	Oral Presenta	ation using Digital Tools	I					
Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours	Activity: Ora	l presentation on the given topic using appropriate non-verbal cues						
Problem Solving & Conflict Resolution  Activity: Case Analysis of a Challenging Scenario  Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours								
Total Lecture hours:   30hours	Module:10	Problem Solving Skills	4 hours					
Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours	Problem Sol	ving & Conflict Resolution						
Total Lecture hours: 30hours  Text Book(s)  Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  2 hours  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours	Activity: Cas	se Analysis of a Challenging Scenario						
Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  4 hours  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4 hours			: 30hours					
Bhatnagar Nitin and Mamta Bhatnagar, Communicative English For Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  4 hours  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4 hours								
Engineers And Professionals, 2010, Dorling Kindersley (India) Pvt. Ltd.  Reference Books  Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  4 hours  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours	Text Book(s	)						
Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge								
Jon Kirkman and Christopher Turk, Effective Writing: Improving Scientific, Technical and Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4 hours								
Business Communication, 2015, Routledge  Diana Bairaktarova and Michele Eodice, Creative Ways of Knowing in Engineering, 2017, Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  SWOT Analysis – Focus specially on describing two strengths and two weaknesses  Role Plays/Mime/Skit Workplace Situations  4 hours  Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  Prepare an Electronic Résumé and upload the same in vimeo  5 Group discussion on latest topics  4 hours  Report Writing – Real-time reports  Writing an Abstract, Executive Summary on short scientific or research			Taskuisalaud					
Springer International Publishing  Clifford A Whitcomb & Leslie E Whitcomb, Effective Interpersonal and Team Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals, 2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4. Hours			reclinical and					
Communication Skills for Engineers, 2013, John Wiley & Sons, Inc., Hoboken: New Jersey.  ArunPatil, Henk Eijkman &Ena Bhattacharya, New Media Communication Skills for Engineers and IT Professionals,2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4. Hours		· · · · · · · · · · · · · · · · · · ·	gineering, 2017,					
Engineers and IT Professionals,2012, IGI Global, Hershey PA.  Mode of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar  List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  4. hours		•						
List of Challenging Experiments (Indicative)  1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6. Report Writing – Real-time reports  7. Writing an Abstract, Executive Summary on short scientific or research  2 hours  4 hours			ation Skills for					
1. SWOT Analysis – Focus specially on describing two strengths and two weaknesses  2. Role Plays/Mime/Skit Workplace Situations  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  2 hours  4 hours  4 hours	Mode of Eva	luation: CAT / Assignment / Quiz / FAT / Project / Seminar						
weaknesses  2. Role Plays/Mime/Skit Workplace Situations  4 hours  3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours  4 hours  4 hours	List of Chal	lenging Experiments (Indicative)						
3. Use of Social Media – Create a LinkedIn Profile and also write a page or two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  2 hours  4 hours			2 hours					
two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  2 hours  4 hours	2. Role P	lays/Mime/Skit Workplace Situations	4 hours					
two on areas of interest  4. Prepare an Electronic Résumé and upload the same in vimeo  5. Group discussion on latest topics  6 Report Writing – Real-time reports  7 Writing an Abstract, Executive Summary on short scientific or research  4 hours  4 hours	3. Use of	Social Media – Create a LinkedIn Profile and also write a page or	2 hours					
5. Group discussion on latest topics 4 hours 6 Report Writing – Real-time reports 2 hours 7 Writing an Abstract, Executive Summary on short scientific or research 4 hours		1 6						
6 Report Writing – Real-time reports 2 hours 7 Writing an Abstract, Executive Summary on short scientific or research 4 hours	4. Prepare	e an Electronic Résumé and upload the same in vimeo	2 hours					
7 Writing an Abstract, Executive Summary on short scientific or research 4 hours	5. Group	discussion on latest topics	4 hours					
	6 Report	Writing – Real-time reports	2 hours					
			4 hours					
8 Transcoding – Interpret the given graph, chart or diagram 2 hours			2 hours					

9	4 hours								
10	10 Problem Solving Case Analysis of a Challenging Scenario								
	Total Laboratory Hours								
Mod	le of evaluation: : Online Quizzes, 1	Presentation, Role	play, Grou	ip Discussions,	Assignments,				
Mini	Mini Project								
Reco	Recommended by Board of Studies 22-07-2017								
Appı	roved by Academic Council	No. 47	Date	05-10-2017					

Course code	Course Title	L T P J C
GER5001	Deutsch für Anfänger	2 0 0 0 2
Pre-requisite	NIL	Syllabus
		version
		v.1

The course gives students the necessary background to:

- 1. enable students to read and communicate in German in their day to day life
- 2. become industry-ready
- 3. make them understand the usage of grammar in the German Language.

#### **Expected Course Outcome:**

The students will be able to

- 1.create the basics of German language in their day to day life.
- 2.understand the conjugation of different forms of regular/irregular verbs.
- 3.understand the rule to identify the gender of the Nouns and apply articles appropriately.
- 4.apply the German language skill in writing corresponding letters, E-Mails etc.
- 5.create the talent of translating passages from English-German and vice versa and To frame simple dialogues based on given situations.

Module:1 3 hours

Einleitung, Begrüssungsformen, Landeskunde, Alphabet, Personalpronomen, Verb Konjugation, Zahlen (1-100), W-fragen, Aussagesätze, Nomen – Singular und Plural

#### Lernziel:

Elementares Verständnis von Deutsch, Genus- Artikelwörter

Module:2 3 hours

Konjugation der Verben (regelmässig /unregelmässig) die Monate, die Wochentage, Hobbys, Berufe, Jahreszeiten, Artikel, Zahlen (Hundert bis eine Million), Ja-/Nein- Frage, Imperativ mit Sie

#### Lernziel:

Sätze schreiben, über Hobbys erzählen, über Berufe sprechen usw.

Module:3 4 hours

Possessivpronomen, Negation, Kasus- AkkusatitvundDativ (bestimmter, unbestimmterArtikel), trennnbare verben, Modalverben, Adjektive, Uhrzeit, Präpositionen, Mahlzeiten, Lebensmittel, Getränke

#### Lernziel:

Sätze mit Modalverben, Verwendung von Artikel, über Länder und Sprachen sprechen, über eine Wohnung beschreiben.

Module:4 6 hours

Übersetzungen : (Deutsch – Englisch / Englisch – Deutsch)

#### **Lernziel:**

Grammatik – Wortschatz – Übung

Module:5 5 hours

Leseverständnis, Mindmap machen, Korrespondenz-Briefe, Postkarten, E-Mail

### **Lernziel:** Wortschatzbildung und aktiver Sprach gebrauch Module:6 3 hours Aufsätze: Meine Universität, Das Essen, mein Freund oder meine Freundin, meine Familie, ein Fest in Deutschland usw Module:7 4 hours Dialoge: a) Gespräche mit Familienmitgliedern, Am Bahnhof, b) Gespräche beim Einkaufen; in einem Supermarkt; in einer Buchhandlung; c) in einem Hotel - an der Rezeption ;ein Termin beim Arzt. Treffen im Cafe Module:8 2 hours Guest Lectures/Native Speakers / Feinheiten der deutschen Sprache, Basisinformation über die deutschsprachigen Länder **Total Lecture hours:** 30 hours Text Book(s) Studio d A1 Deutsch als Fremdsprache, Hermann Funk, Christina Kuhn, Silke **Demme : 2012** Reference Books Netzwerk Deutsch als Fremdsprache A1, Stefanie Dengler, Paul Rusch, Helen Schmtiz, Tanja Sieber, 2013 Lagune ,Hartmut Aufderstrasse, Jutta Müller, Thomas Storz, 2012. Deutsche Sprachlehrefür AUsländer, Heinz Griesbach, Dora Schulz, 2011 ThemenAktuell 1, HartmurtAufderstrasse, Heiko Bock, MechthildGerdes, Jutta Müller und Helmut Müller, 2010 www.goethe.de wirtschaftsdeutsch.de hueber.de

	klett-sprachen.de				
	www.deutschtraning.org				
ľ	Mode of Evaluation: CAT / Assignment / Quiz / Seminar / FAT				
I	Recommended by Board of Studies 04-03-2016				
I	Approved by Academic Council	41	Date	17-06-2016	

Course code	Course Title	L T P J C
FRE5001	FRANCAIS FONCTIONNEL	2 0 0 0 2
Pre-requisite	Nil	Syllabus
		version
		1.0

The course gives students the necessary background to:

- 1. demonstrate competence in reading, writing, and speaking basic French, including knowledge of vocabulary (related to profession, emotions. food. sports/hobbies, classroom and family).
- 2. achieve proficiency in French culture oriented view point.

#### **Expected Course Outcome:**

The students will be able to

- 1. remember the daily life communicative situations via personal pronouns, emphatic pronouns, salutations, negations, interrogations etc.
- 2. create communicative skill effectively in French language via regular / irregular verbs.
- 3. demonstrate comprehension of the spoken / written language in translating simple sentences.
- 4. understand and demonstrate the comprehension of some particular new range of unseen written materials.
- 5. demonstrate a clear understanding of the French culture through the language studied.

Module:1 Saluer, Se présenter, Etablir des contacts 3 hours Les Salutations, Les nombres (1-100), Les jours de la semaine, Les mois de l'année, Les Pronoms Sujets, Les Pronoms Toniques, La conjugaison des verbes réguliers, La conjugaison des verbes irréguliers- avoir / être / aller / venir / faire etc.

Présenter quelqu'un, Chercher un(e) correspondant(e) Demander des nouvelles d'une personne.	3 hours

Négation, La conjugaison des verbes Pronominaux. La L'interrogation avec 'Est-ce que ou sans Est-ce que'.

#### Module:3 | Situer un objet ou un lieu, Poser des questions

4 hours

L'article (défini/ indéfini), Les prépositions (à/en/au/aux/sur/dans/avec etc.), L'article contracté, Les heures en français, La Nationalité du Pays, L'adjectif (La Couleur, l'adjectif possessif, (quel/quelles/quelle), L'accord des l'adjectif démonstratif/ l'adjectif interrogatif adjectifs avec le nom, L'interrogation avec Comment/ Combien / Où etc.,

Module:4	Faire des achats, Comprendre un texte court, Demander et	6 hours
	indiquer le chemin.	
La traductio	on simple (français_anglais / anglais _français)	

Module:5	Trouver les questions, Répondre aux questions générales en	5 hours
	français.	

L'article Partitif, Mettez les phrases aux pluriels, Faites une phrase avec les mots donnés, Exprimez les phrases données au Masculin ou Féminin, Associez les phrases.

	T								
Module:6		sage			3 hours				
Décrivez									
La Famille	/La Maison, /L'université	Les Loisirs/ La V	ie quotidie:	nne etc.					
Module:7	Comment ecrire un dial	ogue			4 hours				
Dialogue:									
/	d) Réserver un billet de train								
	tre deux amis qui se renconti								
f) Par	mi les membres de la famille	e							
g) Ei	tre le client et le médecin								
				Т					
Module:8	Invited Talk: Native sp	eakers			2 hours				
			Total L	ecture hours:	30 hours				
Text Bool	· /								
	1, Méthode de français, J. G		-						
2 Echo-	1, Cahier d'exercices, J. Gir	ardet, J. Pécheur,	Publisher (	CLE Internation	al, Paris 2010.				
Reference									
	NEXIONS 1, Méthode de fra	ançais, Régine Me	érieux, Yve	es Loiseau,Les É	ditions Didier,				
2004.									
					_				
2 CON	NEXIONS 1, Le cahier d'ex	ercices, Régine N	Mérieux, Y	ves Loiseau, Les	Éditions				
Didie	r, 2004.								
3 ALT	ER EGO 1, Méthode de fran	çais, Annie Berth	et, Catheri	ne Hugo, Véroni	que M.				
Kiziri	Kizirian, Béatrix Sampsonis, Monique Waendendries, Hachette livre 2006.								
Mode of E	valuation: CAT / Assignment	nt / Quiz / Semina	ır / FAT						
Recomme	nded by Board of Studies	26.02.2016							
Approved	Approved by Academic Council No.41 Date 17-06-2016								

Course code	Course Title		L	T	P	J	C
SET 5001	SCIENCE, ENGINEERING AND TECHNOLOGY PROJECT- I		0	0	0	0	2
<b>D</b>	PROJECT-1	<u> </u>		Щ.			
Pre-requisite		Syl	llabı	ıs '	V eı	'SÌC	n
Anti-requisite						]	.10

- To provide opportunity to involve in research related to science / engineering
- To inculcate research culture
- To enhance the rational and innovative thinking capabilities

#### **Expected Course Outcome:**

On completion of this course, the student should be able to:

- 1. Identify problems that have relevance to societal / industrial needs
- 2. Exhibit independent thinking and analysis skills
- 3. Demonstrate the application of relevant science / engineering principles

#### **Modalities / Requirements**

- 1. Individual or group projects can be taken up
- 2. Involve in literature survey in the chosen field
- 3. Use Science/Engineering principles to solve identified issues
- 4. Adopt relevant and well-defined / innovative methodologies to fulfill the specified objective
- 5. Submission of scientific report in a specified format (after plagiarism check)

Student Assessment: Periodical reviews, oral/poster presentation					
Recommended by Board of Studies	ended by Board of Studies 17-08-2017				
Approved by Academic Council	No. 47	Date	05-10-2017		

Course code	Course Title		L	T	P	J	C
SET 5002	SCIENCE, ENGINEERING AND TECHNOLOGY PROJECT- II		0	0	0	0	2
Pre-requisite		Syl	llabı	ıs '	Ve	rsio	n
Anti-requisite							1.10

- 1. To provide opportunity to involve in research related to science / engineering
- 2. To inculcate research culture
- 3. To enhance the rational and innovative thinking capabilities

#### **Expected Course Outcome:**

On completion of this course, the student should be able to:

- 1. Identify problems that have relevance to societal / industrial needs
- 2. Exhibit independent thinking and analysis skills
- 3. Demonstrate the application of relevant science / engineering principles

#### **Modalities / Requirements**

- 1. Individual or group projects can be taken up
- 2. Involve in literature survey in the chosen field
- 3. Use Science/Engineering principles to solve identified issues
- 4. Adopt relevant and well-defined / innovative methodologies to fulfill the specified objective
- 5. Submission of scientific report in a specified format (after plagiarism check)

Student Assessment: Periodical reviews, oral/poster presentation						
Recommended by Board of Studies	17-08-2017					
Approved by Academic Council	No. 47	Date	05-10-2017			

Course cod	e	Course title	LTPJC		
STS 5001	-	Essentials of Business Etiquette and problem solving	3 0 0 0 1		
Pre-requisi	te	None	Syllabus		
			version		
Course Obj					
		the students' logical thinking skills			
		e strategies of solving quantitative ability problems			
		ne verbal ability of the students critical thinking and innovative skills			
4. 100	mance	critical tilliking and illiovative skins			
Expected C	Course (	Outcome:			
_		idents to use relevant aptitude and appropriate language to expres	s themselves		
	_	icate the message to the target audience clearly			
		s will be able to be proficient in solving quantitative aptitude and	verbal ability		
ques	tions of	f various examinations effortlessly			
Module:1		ess Etiquette: Social and Cultural Etiquette and Writing	9 hours		
	Comp	any Blogs and Internal Communications and Planning and			
	Writi	ng press release and meeting notes			
Value Man	nore Ci	ustoms, Language, Tradition, Building a blog, Developing brand	massaga		
		Competition, Open and objective Communication, Two way dialo			
		audience, Identifying, Gathering Information, Analysis, Determin			
	_	k, Types of planning, Write a short, catchy headline, Get to the P			
		bject in the first paragraph., Body – Make it relevant to your audi			
Module:2	Study	skills – Time management skills	3 hours		
Prioritizatio	n Proc	rastination, Scheduling, Multitasking, Monitoring, working unde	r pressure and		
adhering to			i pressure una		
Module:3	Presei	ntation skills – Preparing presentation and Organizing	7 hours		
	mater	ials and Maintaining and preparing visual aids and Dealing			
	with o	questions			
	-	•			
		PowerPoint presentation, Outlining the content, Passing the Eleva			
•	_	oduction, body and conclusion, Use of Font, Use of Co			
-	_	tance and types of visual aids, Animation to captivate your audie	_		
-	posters, Setting out the ground rules, Dealing with interruptions, Staying in control of the questions, Handling difficult questions				
questions, 1.	<u></u>	5 announ quomono			
Module:4	Quan	titative Ability -L1 – Number properties and Averages and	11 hours		
	_	essions and Percentages and Ratios	0 0.20		
	8				

Number of factors, Factorials, Remainder Theorem, Unit digit position, Tens digit position, Averages, Weighted Average, Arithmetic Progression, Geometric Progression, Harmonic									
Pro	Progression, Increase & Decrease or successive increase, Types of ratios and proportions								
Mo	dule:5	Reasoning Ability-L1 – Analytical Reasoning	8 hours						
	_	gement (Linear and circular & Cross Variable Relationship), Blood Relat	ions,						
Ord	lering/ra	nking/grouping, Puzzle test, Selection Decision table							
Мо	Module:6 Verbal Ability-L1 – Vocabulary Building								
	•	& Antonyms, One-word substitutes, Word Pairs, Spellings, Idioms, Senta, Analogies	tence						
		Total Lecture hours:	45 hours						
Ref	erence l	Books							
1.		Patterson, Joseph Grenny, Ron McMillan, Al Switzler (2001) Crucial Cor for Talking When Stakes are High. Bangalore. McGraw-Hill Contempora							
2.	Dale C Books	Carnegie, (1936) How to Win Friends and Influence People. New York	ork. Gallery						
3.	Scott P	eck. M (1978) Road Less Travelled. New York City. M. Scott Peck.							
4.	FACE	(2016) Aptipedia Aptitude Encyclopedia. Delhi. Wiley publications							
5.	ETHN	US (2013) Aptimithra. Bangalore. McGraw-Hill Education Pvt. Ltd.							
We	bsites:								
1.	www.c	halkstreet.com							
2.	2. <u>www.skillsyouneed.com</u>								
3.	www.n	nindtools.com							
4.	www.tl	nebalance.com							
5.	www.e	guru.000							
	Mode of Evaluation: FAT, Assignments, Projects, Case studies, Role plays, 3 Assessments with Term End FAT (Computer Based Test)								

Course code	Course title	L T P J C					
STS 5002	Preparing for Industry	3 0 0 0 1					
Pre-requisite	None	Syllabus					
		version					
		1					
Course	1. To challenge students to explore their problem-solving						
<b>Objectives:</b>	2. To develop essential skills to tackle advance quantitative	e and verbal					
	ability questions						
	3. To have working knowledge of communicating in Engl	lish					
<b>Expected Course</b>	1. Enabling students to simplify, evaluate, analyze and use						
Outcome:	expressions to simulate real situations to be industry rea						
	<ol><li>The students will be able to interact confidently and use demodels effectively</li></ol>	cision making					
	3. The students will be able to be proficient in solving qua	ntitative					
	aptitude and verbal ability questions of various examina	ations					
	effortlessly						
Module:1	Interview skills – Types of interview and Techniques to	3 hours					
	face remote interviews and Mock Interview						
Structured and unst	ructured interview orientation, Closed questions and hypothetica	al questions					
	ective, Questions to ask/not ask during an interview, Video inter						
	Phone interview preparation, Tips to customize preparation for						
interview, Practice		r					
,							
Module:2	Resume skills – Resume Template and Use of power	2 hours					
	verbs and Types of resume and Customizing resume						
Quiz on types of	dard resume, Content, color, font, Introduction to Power verbs resume, Frequent mistakes in customizing resume, Layout - requirement, Digitizing career portfolio	1 '					
Madula 2	Emotional Intelligence I.1 Transportional Analysis and	12 hours					
Module:3	Emotional Intelligence - L1 – Transactional Analysis and	12 nours					
	Brain storming and Psychometric Analysis and Rebus						
	Puzzles/Problem Solving						
Introduction, Contracting, ego states, Life positions, Individual Brainstorming, Group Brainstorming, Stepladder Technique, Brain writing, Crawford's Slip writing approach, Reverse brainstorming, Star bursting, Charlette procedure, Round robin brainstorming, Skill Test, Personality Test, More than one answer, Unique ways							
N. 1 1 4	O - dad - Alth I2 Book at Collection						
N/I OCHILIO • /I		1/ hours					
Module:4	Quantitative Ability-L3 – Permutation-Combinations	14 hours					
Module:4	and Probability and Geometry and mensuration and	14 hours					
Module:4	and Probability and Geometry and mensuration and Trigonometry and Logarithms and Functions and	14 hours					
Module:4	and Probability and Geometry and mensuration and	14 hours					
	and Probability and Geometry and mensuration and Trigonometry and Logarithms and Functions and						

Independent and Dependent Events, Properties of Polygon, 2D & 3D Figures, Area & Volumes,								
	Heights and distances, Simple trigonometric functions, Introduction to logarithms, Basic rules of							
	uction to functions, Basic rules of functions, Understand							
Equations, Rules & probabilities of Quadratic Equations, Basic concepts of Venn Diagram								
Module:5	Reasoning ability-L3 – Logical reasoning and Data	7 hours						
	Analysis and Interpretation							
	Table 1 and							
Syllogisms, Binary	logic, Sequential output tracing, Crypto arithmetic, Data Sufficient	ency, Data						
	anced, Interpretation tables, pie charts & bar chats	•						
-	-							
Module:6	Verbal Ability-L3 – Comprehension and Logic	7 hours						
Reading comprehe	nsion, Para Jumbles, Critical Reasoning (a) Premise and Conclus	ion, (b)						
	rence, (c) Strengthening & Weakening an Argument	, , ,						
	7.77							
		45 hours						
	Total Lecture hours:							
References	<ul> <li>Michael Farra and JIST Editors(2011) Quick Resume &amp;</li> </ul>	z Cover Letter						
	Book: Write and Use an Effective Resume in Just One	Day. Saint						
	Paul, Minnesota. Jist Works							
	• Daniel Flage Ph.D(2003) The Art of Questioning: An In	ntroduction to						
	Critical Thinking. London. Pearson							
	• FACE(2016) Aptipedia Aptitude Encyclopedia.Delhi. V	Viley						
publications								
<b>Mode of Evaluation</b>	on: FAT, Assignments, Projects, Case studies, Role plays,							
	n Term End FAT (Computer Based Test)							

Course Code Course Title		I	,	T	P	J	C
ECE6099	ECE6099 Masters Thesis			0	0	0	16
Pre-requisite	As per the academic regulations		yl	lab	us v	vers	sion
				1	.0		

To provide sufficient hands-on learning experience related to the design, development and analysis of suitable product / process so as to enhance the technical skill sets in the chosen field.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Formulate specific problem statements for ill-defined real life problems with reasonable assumptions and constraints.
- 2. Perform literature search and / or patent search in the area of interest.
- 3. Conduct experiments / Design and Analysis / solution iterations and document the results.
- 4. Perform error analysis / benchmarking / costing
- 5. Synthesise the results and arrive at scientific conclusions / products / solution
- 6. Document the results in the form of technical report / presentation

#### **Contents**

Capstone Project may be a theoretical analysis, modeling & simulation, experimentation & analysis, prototype design, fabrication of new equipment, correlation and analysis of data, software development, applied research and any other related activities.

Project should be for two semesters based on the completion of required number of credits as per the academic regulations.

Should be individual project.

In case of group projects, the individual project report of each student should specify the individual's contribution to the group project.

Carried out inside or outside the university, in any relevant industry or research institution.

Publications in the peer reviewed journals / International Conferences will be an added advantage

Mode of Evaluation: Periodic reviews, Presentation, Final oral viva, Poster submission								
Recommended by Board of 10-06-2015								
Studies								
Approved by Academic Council	No. 37	Date	16-06-2015					

Course Code	Course Title	L	T	P	J	С
ECE5014	ASIC DESIGN	3	0	2	0	4
Pre-requisite	Nil					

The course is aimed to

- 1. explain the types of ASIC and typical ASIC design Flow.
- 2. give the students an understanding of HDL coding guidelines and synthesizable HDL constructs.
- 3. explain the RTL synthesis Flow with respect to different cost function.
- 4. teach the various timing parameter and how to perform Static Timing Analysis for ASIC chips.
- 5. discuss the various abstraction levels in physical design and guidelines at each abstraction level.
- 6. provide detailed insight on importance of physical design verification

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Understand different types of ASICs and design flows.
- 2. Design digital systems by adhering to synthesizable HDL constructs.
- 3. Synthesize the given design by considering various constraints and to optimize the same.
- 4. Understand various timing parameters and compute computation time for a given design using static timing analysis.
- 5. Perform physical design by adhering to guidelines.
- 6. Apprehend the importance of physical design verification.
- 7. Design ASIC based systems using industry standard tools.

#### Module:1 ASIC Design Methodology & Design Flow

4 hours

Implementation Strategies for Digital ICs: Custom IC Design- Cell-based Design Methodology - Array based implementation approaches - Traditional and Physical Compiler based ASIC Flow.

#### Module:2 Verilog HDL Coding Style for Synthesis

6 hours

HDL Coding style – Guidelines and Recommendation - FSM Coding Guideline and Coding Style for Synthesis.

#### Module:3 RTL Synthesis

8 hours

RTL synthesis Flow – Synthesis Design Environment & Constraints – Architecture of Logic Synthesizer - Technology Library Basics – Components of Technology Library –Synthesis Optimization - Technology independent and Technology dependent synthesis – Data path Synthesis – Low Power Synthesis – Timing driven synthesis - Formal Verification.

#### Module: 4 Timing Parameters

5 hours

Timing Parameter Definition – Setup Timing Check- Hold Timing Check- Multicycle Paths- False Paths - Clocking of Synchronous Circuits.

#### **Module:5** Static Timing Analysis

7 hours

Timing Analysis - Clock skew optimization - Clock Tree Synthesis.

#### Module:6 Physical Design

8 hours

Detailed step in Physical Design Flow- Guidelines for Floor plan, Placement and routing. Conducting layers and their characteristics - Cell-based back-end design –ECO – Packaging-Layout Issues-Preventing electrical overstress.

Modu	ıle:7	Physical Design Verification		5 hours
Static	verificat	ion techniques-Post-layout design verification	on.	
Modu	ıle:8	Contemporary issues:		2 hours
		Total Lecture hours:		45 hours
Text 1	Book(s)			
1.	Himar	nshuBhatnagar, Advanced ASIC Chip Synthe	esis, Kluwer Academic Publi	sher, Second
	Editio	n, 2012.		
Refer	ence Bo	oks		
1.	Erik B	Brunvand, Digital VLSI Chip Design with Ca	adence and Synopsys CAD T	ools, Addison
	Wesle	y, First Edition, 2010.		
2.	J. Bha	sker and RakeshChadha, Static Timing Ana	lysis for Nanometer Designs	, Springer US,
	First E	Edition, 2010.	-	
Mode	of Eva	luation:Continuous Assessment Test –I (C	AT-I) , Continuous Assess	ment Test -II
(CAT	-II), Sen	ninar / Challenging Assignments / Completic	on of MOOC / Innovative ic	leas leading to
solutio	ons for in	ndustrial problems, Final Assessment Test (F	AT).	
List o	f Challe	nging Experiments (Indicative)		
1.	Phase	- I Design of digital architecture		12 hours
	Design	n Specification: Starting with the soda mach	nine dispenser design describ	oed
	in lect	ure, create a block diagram and high-level st	ate machine for a soda mach	ine
	dispen	ser that has a choice of two soda types, and	that also provides change to	the
	consui	mer. A coin detector provides the circuit with	h a 1-bit input c that become	s 1
		e clock cycle when a coin is detected, and		
		value in cents. Two 8-bit input s1 and s2 in		
		es. The user's soda selection is controlled	•	
		pushed will output 1 for one clock cycle. I		_
	_	e for their selection, the circuit should set ei	-	
		lock cycle, causing the selected soda to be		
		should also set an output bit cr to 1for		
	_	ed, and should output the amount of chan		
	_	ca. Use the RTL design method to convert t	_	
		oller and a data path. Design the data pat	n to structure, but design	tne
2		oller to the point of an FSM only.		( have
2.		-II Logical Synthesis of digital architectur design and timing constraints:	e	6 hours
	11.	E E	ty set electrifications	
		g constraints: set_clock ,set_clock_uncertain	•	
		ock_transition, set_input_delay, set_output_c	ielay, set_raise_path and	
		ulticycle_path.	ngition and	
		constraints are: set_max_fanout, set_max_tra	instition and	
		ax_capacitance. iization constraints :set_max_area, set_min_a	araa	
	_		nea,	
2		ax_leakegeandset_max_dynamicIII Netlist Optimization and Formal Ver	ification	4 hours
3.		-		4 nours
		power optimization constraints, Gate Level	Simulation and Folinal	
1	_	eation of digital architecture.	1140	1 hours
4.		-IV Physical Synthesis of digital architectu		4 hours
5		_floorplan, set_propgated_clock,preroute_sta		4 1, 222
5.	Phase	- VPhysical Verification of digital archite	cture	4 hour

set_fix_multiple_port_nets, write_physical_constraints and write_parasitics						
Total Laboratory hours: 30 hour						
Mode of Evaluation: Continuous assessment of challenging experiments /Final Assessment Test (FAT).						
Recommended by Board of Studies	13-12-2015					
Approved by Academic Council	No. 40	18-03-2016				

<b>Course Code</b>	Course Title	L	7	Γ	P	J	C
ECE5015	DIGITAL IC DESIGN	3	0	)	0	4	4
Pre-requisite	Nil						

The course is aimed to

- 1. apply the models for state-of-the-art VLSI components, fabrication steps, hierarchical design flow and semiconductor business economics to judge the manufacturability of a design and assess its manufacturing costs.
- 2. focus on the systematic analysis and design of basic digital integrated circuits in CMOS technology.
- 3. enhance problem solving and creative circuit design techniques.
- 4. emphasize on the layout design of various digital integrated circuits.
- 5. focus on the methodologies and design techniques related to digital integrated circuits.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Understand design metric and MOS physics
- 2. Design layout for various digital integrated circuits.
- 3. Design the CMOS inverter with optimized power, area and timing.
- 4. Design static and dynamic digital CMOS circuits.
- 5. Understand the timing concepts in latch and flip-flops.
- 6. Design CMOS memory arrays.
- 7. Understand interconnect and clocking issues.

#### **Module:1** Introduction:

3 hours

Issues in Digital IC Design- Quality Metrics of a Digital Design - MOS Transistor Theory.

#### **Module:2** | Fabrication Technologies:

7 hours

VLSI Manufacturing Process Steps - Crystal Growth - Wafer cleaning - Oxidation - Thermal Diffusion - Ion Implantation - Lithography - Epitaxy - Metallization - Dry and Wet etching and Packaging.

Fabrication of MOSFET with Metal Gate and Self-aligned Poly-Gate Processes with details on CMOS Design Rules and Layouts, Fabrication of CMOS inverter with details on Design Rules and Layouts.

#### **Module:3** | The CMOS Inverter:

5 hours

Static CMOS Inverter- Static and Dynamic Behavioural Practices of CMOS Inverter - Noise Margin.

Components of Energy and Power – Switching -Short-Circuit and Leakage Components.

Technology scaling and its impact on the inverter metrics - Passive and Active Devices.

#### **Module:4** | Static & Dynamic CMOS Design:

8 hours

Complementary CMOS -Ratioed Logic (Pseudo NMOS, DCVSL) - Pass Transistor Logic - Transmission gate logic - Dynamic Logic Design Considerations - Speed and Power Dissipation of Dynamic logic -Signal integrity issues -Domino Logic.

#### **Module:5** | CMOS Sequential Logic Circuit Design:

5 hours

Introduction - Static Latches and Registers - Dynamic Latches and Registers - Pulse Based Registers - Sense Amplifier based registers - Latch vs. Register based pipeline structures.

#### Module:6 Designing Memory & Array structures:

7 hours

SRAM and DRAM Memory Core - memory peripheral circuitry - Memory reliability and yield - Power dissipation in memories.

#### **Module:7** Interconnects and Timing Issues:

8 hours

Resistive, Capacitive and Inductive Parasitics - Computation of R, L and C for given interconnects - Buffer Chains - Timing classification of digital systems - Synchronous Design - Origins of Clock Skew/Jitter and impact on Performance - Clock Distribution Techniques - Latch based clocking - Synchronizers and Arbiters -Clock Synthesis and Synchronization using a Phase-Locked Loop.

#### **Module:8** Contemporary issues:

2 hours

## Total Lecture hours: 45 hours

#### Text Book(s)

- 1. Jan M. Rabaey, AnanthaChadrakasan, BorivojeNikolic, Digital Integrated Circuits: A Design Perspective, PHI, Second Edition, 2016.
- 2. Neil.H, E.Weste, David Harris, Ayan Banerjee, CMOS VLSI Design: A Circuit and Systems Perspective, Pearson Education, Fourth Edition, 2011.

#### **Reference Books**

- 1. Sung-Mo Kang, Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis and Design, McGraw-Hill, Fourth Edition, 2014.
- 2. Sorab K Gandhi, VLSI Fabrication Principles: Si and GaAs, John Wiley and Sons, Second Edition, 2010.

Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

#### **List of Projects (Indicative)**

- 1. Design and simulate a 16-bit comparator by using 8T full adders
- 2. Pass transistor logic based ALU design using low power full adder design
- 3. Design of high performance power efficient flip-flop using transmission gates
- 4. Design of high performance 5:32 decoder using 2:4,3:8 mixed logic line decoders.
- 5. Design of current comparator using FINFET
- 6. Analysis of leakage current and leakage power reduction during reduction in CMOS SRAM cell
- 7. Design of encoder for a 5GS/S 5 bit flash ADC
- 8. Design a 65 nm reliable 6T CMOS SRAM cell with minimum size transistors

#### Mode of Evaluation: Review L. II and III

Thought of Evaluation from 1, if and 11					
Recommended by Board of Studies	13-12-2015				
Approved by Academic Council	No. 40	18-03-2016			

Course Code	Course Title	L	T	P	J	C
ECE5016	ANALOG IC DESIGN	3	0	2	0	4
Pre-requisite	Nil					

The course is aimed to

- 1. analyze and design single-ended and differential IC amplifiers.
- 2. understand the relationships between devices, circuits and systems.
- 3. emphasize the design of practical amplifiers, small systems and their design parameter trade-offs.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Analyse low-frequency characteristics of single-stage amplifiers and differential amplifiers.
- 2. Analyse high-frequency response and noise of amplifiers.
- 3. Understand the feedback concepts.
- 4. Analyse and Design of High Gain Amplifiers.
- 5. Understand stability analysis and frequency compensation techniques of amplifiers.
- 6. Understand the basic concepts, non-idealities and applications of PLLs.
- 7. Design and characterize amplifiers according to design specifications in Cadence CAD software.

#### **Module:1** | Current source and Amplifier design:

8 hours

MOS Device models, MOS Current Sources and Sinks, Current Mirror: Basic Current Mirrors, Cascode current Mirrors. Bandgap references. Single stage Amplifies: Basic concepts, Common Source stage, Common Gate stage, Cascode stage. Differential stage: Single ended and Differential operation. Basic Differential Pair.

#### Module:2 | Frequency response and Noise analysis of Amplifiers:

8 hours

Miller effect, Frequency response of Common Source stage, Common Gate stage, Cascode stage and Differential pair. Noise in Amplifiers: Common Source stage, Common Gate stage, Cascode stage, Differential pair. Noise Bandwidth.

#### **Module:3** | Feedback Amplifiers:

7 hours

Ideal feedback equation, Gain sensitivity, Effect of Negative Feedback on Distortion, Types of Feedback Amplifiers. Feedback configurations: voltage-voltage, current-voltage, current-current, voltage-current feedback. Practical configurations and Effect of loading.

#### **Module:4** Operational Amplifier

8 hours

Common mode Feedback circuits, Op Amp CMRR requirements, Need for Single and Multistage amplifiers, Effect of loading in Differential stage. Performance Analysis: DC gain, Frequency response, Noise, Mismatch, Slew rate of cascode and two stage Op Amps, Fully Differential Op Amps, Common-Mode feedback loop stability.

#### Module:5 | Stability analysis

4 hours

Basic Concepts, Instability and the Nyquist Criterion, Stability Study for a Frequency-Selective Feedback Network, Effect of Pole Locations on Stability

#### **Module:6** | Frequency compensation

4 hours

Frequency Compensation: Concepts and Techniques for Frequency Compensation – Dominant pole, Miller Compensation, Compensation of Miller RHP Zero, Nested Miller, Compensation of two stage OP Amps.

Mo	dule:7	Phase Locked Loops			4 hours				
Pro	blem of	Lock acquisition, Phase Detector,	Basic PLL and its dynamic	s, Charge-pu	ımp PLL,				
Noi	n-ideal e	ffects in PLL: PFD/CL non idealiti	es, Jitter, Delay Locked Lo	oop, Applica	tions.				
Mo	dule:8	Contemporary issues:			2 hours				
			Total Lectu	are hours:	45 hours				
Tex	t Book(	s)		1					
1.	Behzad 2017.	Razavi, Design of Analog CMOS	Integrated Circuits, McGr	aw-Hill, Se	cond Edition,				
2.	David .	Johns and Ken Martin, Analog Ir	ntegrated Circuit Design, J	ohn Wiley	& Sons, Inc.,				
		Edition, 2012.		•					
Ref	erence l	Books							
1.		E. Allen and Douglas R. Holberg JK, Second Edition, 2010.	, CMOS Analog Circuit D	esign, Oxfo	rd University				
2.	R. Jaco	ob Baker, CMOS Circuit Design	n, Layout and Simulation	, IEEE Pre	ss Series on				
	Microe	lectronic Systems, Wiley Publicat	ions, Third Edition, 2010.						
(CA to s	AT-II), S olutions	valuation:Continuous Assessment eminar / Challenging Assignments for industrial problems, Final Asse	s / Completion of MOOC / essment Test (FAT).						
		llenging Experiments (Indicative			4.1				
1		is and Design of Common Source	-	nected	4 hours				
2		nd Suggest a Circuit to achieve hig		1 1	4.1				
2		is and Design of Common Gate A t Source load. Justify the results in			4 hours				
3		is and Design of Simple Current ze the error in the output current.	Mirror and Suggest a cir	cuit to	4 hours				
4		is and Design of Differential A	Amplifiar with Active los	nd and	6 hours				
		t Source Load.	impilio will Active 106	ia ana	o nours				
5		is and Design of Cascode Amp	olifier and Suggest a Circ	cuit to	4 hours				
		me Voltage Headroom Limitation.			Hours				
6									
	1		Total Laboratory		8 hours 30 hours				
Mo	de of Ev	aluation:Continuous assessment of							
(FA	T).								
Rec	ommend	led by Board of Studies	13-12-2015						
App	proved b	y Academic Council	No. 40	18-03-2016	5				

<b>Course Code</b>	Course Title	L	T	P	J	C
ECE5017	DIGITAL DESIGN WITH FPGA	2	0	2	4	4
Pre-requisite	Nil					

The course is aimed to

- 1. understand the various abstraction levels in Verilog HDL and thus model tasks & functions at behavioral level.
- 2. model the state machines using D and JK Flip Flops and design the complex combinational and sequential logic circuits using various constructs in Verilog.
- 3. understand the types programmable logic devices and building blocks of FPGA and thus implement the design using Xilinx and ALTERA FPGAs.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Understand various abstraction levels in Verilog HDL.
- 2. design finite state machine using D and JK Flip Flop.
- 3. model sequential circuit using behavioural modelling.
- 4. Design the complex combinational and sequential logic circuits using various constructs in Verilog.
- 5. Understand programmable logic devices and various blocks exist in FPGA.
- 6. distinguish the architectural and resource difference between ALTERA and Xilinx.
- 7. use EDA tool to design complex combinational and sequential circuits.
- 8. develop and prototype digital systems design using FPGA.

#### Module:1 Verilog HDL – Data Flow & Structural Modeling

Lexical Conventions - Ports and Modules - Operators - Gate Level Modeling - Data Flow Modeling - System Tasks & Compiler Directives - Test Bench.

#### Module:2 State Machine Design

4 hours

6 hours

Definition of state machines -State machine as a sequential controller- Analysis of state machines using D and JK flip-flops - Design of state machines- State table and State assignment - Transition/excitation table - excitation maps and equations - logic realization- Design examples: Sequence detector, Serial adder, Vending machine.

#### Module:3 Verilog HDL – Behavioral Modeling

5 hours

Behavioral level Modeling- Procedural Assignment Statements- Blocking and Non-Blocking Assignments -Tasks & Functions - Useful Modeling Techniques.

#### Module:4 Verilog Modeling of Combinational Circuits

4 hours

Behavioral, Data Flow and Structural Realization of Adders and Multipliers

#### Module:5 Verilog Modeling of Sequential Circuits

5 4 hours

Synchronous and Asynchronous FIFO – Single port and Dual port ROM and RAM - FSM Verilog modeling of Sequence detector - Serial adder - Vending machine.

Module	:6 FPGA Architecture	3 hours					
Types o	Programming						
Technologies-Chip I/O- Programmable Logic Blocks- Fabric and Architecture of FPGA.							
Module	:7 Xilinx and ALTERA FPGAs	2 hours					
Xilinx V	Architecture -						
ALTERA Stratix IV Architecture.							
Module:8 Contemporary issues:		2 hours					
	30 hours						
Text Bo	Text Book(s)						
1.	1. Ming-Bo Lin, Digital Systems Design and Practice: Using Verilog HDL and FPGAs, Create						
	Space Independent Publishing Platform, Second Edition, 2015.						
2.	Michael D Ciletti, Advanced Digital Design with the Verilog HDL, Prentic	e Hall, Second					
	Edition, 2011.	,					
Referen	ce Books						
1.	Wayne Wolf, FPGA Based System Design, Prentices Hall Modern Semico	nductor Design					
	Series, 2011.						
2.	Charles H Roth Jr, Lizy Kurian John and Byeong Kil Lee Digital System	s Design using					
	Verilog, Cengage Learning, First Edition, 2016.						
Mode of	Evaluation: Continuous Assessment Test –I (CAT-I), Continuous Assessment	Test -II (CAT-					
II), Sem	inar / Challenging Assignments / Completion of MOOC / Innovative ideas lead	ing to solutions					
for indus	strial problems, Final Assessment Test (FAT).	-					
List of (	Challenging Experiments (Indicative)						
1.	Many ink-jet printers have six cartridges for different colored ink: black,	4 hours					
	cyan, magenta, yellow, light cyan and light magenta. A multibit signal in						
	such a printer indicates selection of one of the colors. Write a data flow						
	Verilog model for a decoder for use in the inkjet printer described above.						
	The decoder has three input bits representing the choice of color cartridge						
	and six output bits, one to select each cartridge. Verify the output of the						
	design using test bench by simulating in Modelsim Simulator. Implement						
	the design in ALTERA DE2-115 Board and verify it's functionality.						
2.	Write a behavioral Verilog code to divide the ALTERA DE2-115 Board	4 hours					
	clock frequency 50MHz by 40MHz, 30MHz, 20 MHz, 10MHz. Display						
2	each of the output using LEDs available in the board.	4.1					
3.	Design and implement a circuit on the DE2-115 board that acts as a time-of-	4 hours					
	day clock. It should display the hour (from 0 to 23) on the 7-segment						
	displays HEX7-6, the minute (from 0 to 60) on HEX5-4 and the second						
	(from 0 to 60) on HEX3-2. Use the switches SW15-0 to preset the hour and						
4	minute parts of the time displayed by the clock.	0.1					
4.	We wish to implement a finite state machine (FSM) that recognizes two	8 hours					
	specific sequences of applied input symbols, namely four consecutive 1s or						
	four consecutive 0s. There is an input w and an output z. Whenever $w = 1$ or						
	w = 0 for four consecutive clock pulses the value of z has to be 1; otherwise,						
	z = 0. Overlapping sequences are allowed, so that if $w = 1$ for five						
	consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses. Design and Implement the design using DE2 115 Roard						
	fifth pulses. Design and Implement the design using DE2-115 Board.						

5. Write a behavioral Verilog code to design FIFO with the following 10 ho	urs					
specification						
d_in: input data; 8 bit width is considered						
d_out: output data; 8 bit width is considered ·						
w_en: write enable signal						
r_en: read enable signal						
r_next_en: read next enable						
w_next_en: write next enable						
w_clk: write clock; 10 MHz for this design						
r_clk: read clock; 50 MHz for this design						
w_ptr: write address pointer; 4 bit to address depth of 16 ·						
r_ptr: read address pointer; 4 bit to address depth of 16 ·						
ptr_diff: address pointer difference; 4 bit width						
f_full_flag: FIFO full flag; asserted when FIFO is full ·						
f_empty_flag: FIFO empty flag; asserted when FIFO is empty						
Use Dual Port RAM available in ALTERA IP library to realize the FIFO.						
Implement the design using ALTERA DE2-115 board.						
Total Laboratory hours: 30 ho						
Mode of Evaluation: Continuous assessment of challenging experiments / Final Assessm	nent Test					
(FAT).						
List of Projects (Indicative)						
1. Design MIPS 32-Bit RISC Processor and implement it using ALTERA Cyclone IV FP	GA and					
study about it's performance.						
2. Design a Reconfigurable FIR Filter and verify it's functionality through test bench. Imp	olement					
,	the design using ALTERA Cyclone IV FPGA.					
3. Design and Implementation of Smart Traffic Light System for congested four way road	l using					
ALTERA Cyclone IV FPGA.						
4. Design and Implementation of CORDIC Algorithm using ALTERA Cyclone IV FPGA	٠.					
Mode of Evaluation: Review I , II & III						

13-12-2015 No. 40

Recommended by Board of Studies
Approved by Academic Council

18-03-2016

Course code	Course Title	L T P J C
ECE 5018	Physics of VLSI Devices	3 0 0 0 3
Pre-requisite	None	Syllabus version
		v.1.1

The course is aimed to

- 1. Expound the fundamentals of intrinsic, extrinsic semiconductors with carrier concentration, modeling and physics of various carrier current transport mechanisms
- 2. Introduce detailed physics and modeling of PN Junction, MOS capacitors, and MOSFETs
- 3. Review and discuss in detail the short channel effects and the issues of UDSM transistors

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Design extrinsic semiconductors with specific carrier concentrations and, understand the band structure and diagrams of semiconductors.
- 2. Calculate and model the carrier transport mechanism in semiconductors.
- 3. Model PN- junctions of given specifications
- 4. Model MOS capacitors
- 5. Model MOSFETs and model the MOSFETs
- 6. Mitigate the short channel effects and design UDSM transistors

#### **Module:1** | Semiconductor Physics

5 hours

Energy bands in solids - Intrinsic and Extrinsic semiconductors - Direct and Indirect bandgap - Density of states - Fermi distribution -Free carrier densities - Boltzmann statistics - Thermal equilibrium.

# **Module:2** | Carrier Transport in Semiconductors

4 hours

Current flow mechanisms: Drift current, Diffusion current - Mobility of carriers - Current density equations - Continuity equation.

#### **Module:3** P-N Junctions

5 hours

Thermal equilibrium physics - Energy band diagrams - Space charge layers - Poisson equation - Electric fields and Potentials - p-n junction under applied bias - Static current-voltage characteristics of p-n junctions - Breakdown mechanisms.

# **Module:4** | **MOS Capacitor**

8 hours

Accumulation - Depletion - Strong inversion - Threshold voltage - Contact potential - Gate work function - Oxide and Interface charges - Body effect - C-V characteristics of MOS

#### **Module:5** | **MOSFETs and Compact Models**

8 hours

Drain current - Saturation voltage - Sub-threshold conduction - Effect of gate and drain voltage on carrier mobility - Compact models for MOSFET and their implementation in SPICE: Level 1, 2 and 3 - MOS model parameters in SPICE.

#### **Module:6** | Scaling and Short Channel Effects

6 hours

Effect of scaling - Channel length modulation - Punch-through - Hot carrier degradation - MOSFET breakdown - Drain-induced barrier lowering.

#### **Module:7** UDSM Transistor Design Issues

7 hours

Effect of tox - Effect of high-k and low-k dielectrics on the gate leakage and Source and drain

	leakage - tunneling effects - Different gate structures in UDSM - Impact and reliability challenges in UDSM.					
	III CDSIVI.					
Mo	dule:8   Contemporary issues:				2 hours	
Tr - 4	al I a desert la serve				45 h	
	tal Lecture hours:				45 hours	
_	at Book(s)	G 1' 1 G ( FI	· · · · · ·	· D E	II di II C	
1.	Ben G. Streetman and S. Banerje	ee, Solia State Ele	ectronic Dev	ices, Pearson E	aucation, U.S,	
	Seventh Edition, 2014.					
2.	J.P. Colinge and C. A. Colinge	e, Physics of Se	miconductor	Devices, Kluv	wer Academic	
	Publishers, US, 2017.					
Ref	Gerence Books					
1.	Y.P. Tsividis and Colin McAndre	w, Operation and	Modelling o	f the MOS Trai	nsistor, Oxford	
	University Press, US, Third Edition	on, 2011.				
2.	M K Achutan and K N Bhatt	, Fundamental of	f Semicondu	ictor Devices,	McGraw Hill	
	Education, US, 2017.					
Mo	Mode of Evaluation: CAT / Assignment / Quiz / FAT					
Rec	commended by Board of Studies	05-10-2017				
Apı	Approved by Academic Council No. 47 05-10-2017					

<b>Course Code</b>	Course Title	L T P J C
ECE5019	COMPUTER AIDED DESIGN FOR VLSI	3 0 0 0 3
Pre-requisite	Nil	

The course is aimed to

- 1. imbibe the students with the fundamentals of graphs, the relevance and, their applications to VLSI design automation.
- 2. introduce the students with relevant examples the estimation of computational complexity and the general classes of computational problems.
- 3. explain With relevant examples and algorithms demonstrate partitioning, floor planning, area routing, clock routing and pin assignment of physical design flow

#### **Expected Course Outcome:**

At the end of the course students will be able to

- 1. Formulate the graphs for the given problems;
- 2. Calculate and analyse the computational complexity of physical design algorithms;
- 3. Partition a given design.
- 4. Express and change the floorplans in an abstract manner and use computer algorithms to make large and optimized floorplans
- 5. Make optimized placements on the silicon chip and perform complex routing using algorithms and computer codes.
- 6. Design clock trees to distribute the clock signals on the chip while satisfying various constraints like clock skew and wire length.

#### **Module:1** Introduction to course

5 hours

Y Chart- Physical design top down flow- Review of graph theory: complete graph, connected graph, sub graph, isomorphism, bi partite graph tree.

#### **Module:2** | Computational complexity of algorithms

4 hours

Big-O notation- Class P- class NP -NP-hard- NP-complete.

#### **Module:3** | Partitioning

6 hours

Problem formulation- Group Migration Algorithm: Kernighan-Lin Simulated annealing based Partitioning.

#### **Module:4** | Floor planning

6 hours

Stock Meyer algorithm- Wong-Liu algorithm (Normalized polish expression)- Integer Linear Programming (ILP) based floor planning.

#### **Module:5** | Pin Assignment and Placement

7 hours

Pin Assignment: Concentric circle mapping, Topological pin assignment- Power and ground routing.

Placement: Wire length estimation models for placement - Quadratic placement- Sequence pair technique.

#### **Module:6** | **Routing**

8hours

Routing: Grid routing- Maze routing- Line Probe algorithms, Weighted Steiner tree approach. Global routing: Rectilinear routing(spanning tree, steiner tree)-Dijkstra's algorithm-routing by ILP

Detailed routing: Problem formulation- Two layer channel routing: Left Edge algorithm, Dogleg router- Net Merge channel router - Three-layer channel routing - HVH, VHV router- Introduction to switch box routing.

# **Module:7** | Clocking Tree Topologies 7hours Clocking tree topologies: H-tree, Xtree- Method of Means and Medians (MMM)- recursive geometric matching- Elmore delay model to calculate skew- Buffer insertion in clock trees- Exact Zero skew clock routing algorithm. Clock mesh topologies: uniform and non-uniform mesh. Module:8 **Contemporary issues:** 2hours **Total Lecture hours:** 45hours Text Book(s) Andrew B. Kahng, Jens Lienig, Igor L. Markov, JinHu, VLSI Physical Design: From Graph Partitioning to Timing Closure, Springer, 2011. H. Yosuff and S.M. Sait, VLSI Physical Design Automation - Theory and Practice, Cambridge India, 2010. Sung Kyu Lim, Practical Problems in VLSI Physical Design Automation, Springer India, 3. 2011. Reference Books S. Sridhar, Design and Analysis of Algorithms, Paperback – OUP, 2014. John OkyereAttia, PSPICE and MATLAB for Electronics: An Integrated Approach, CRC Press, 2010. Ganesh M.Magar, Swati R.Maurya Rajesh K.Maurya, Graph Theory & Applications, Technical Publications, 2016. Brian Christian and Tom Griffiths, Algorithms to Live By: The Computer Science of Human Decisions, William Collins, 2017. Mode of Evaluation: Continuous Assessment Test -I (CAT-I), Continuous Assessment Test -II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT). Recommended by Board of Studies 13-12-2015

No. 40

Approved by Academic Council

18-03-2016

<b>Course Code</b>	Course Title	L T P J C
ECE5020	DSP ARCHITECTURES	2 0 0 4 3
Pre-requisite	Nil	

The course is aimed to

- 1. Explore different Digital Signal Processor (DSP) architectures and to design systems using programmable DSPs.
- 2. Improve system performance using different pipelining techniques, processor array and systolic array.
- 3. Interface of memory and peripherals to a DSP; and acquire knowledge on different codec implemented on DSP.

# **Expected Course Outcome:**

The students will be able to

- 1. Identify and use specific Digital Signal Processor for various applications.
- 2. Design a system using programmable DSP.
- 3. Implement pipelining techniques to improve system performance.
- 4. Implement applications using processor array and systolic arrays to enhance the performance.
- 5. Design involving memory and other interfaces to DSP.
- 6. Design of various codecs on target DSPs.

#### **Module:1 DSP Integrated Circuits and VLSI Technologies**

2hours

Standard digital signal processors - Application specific IC's for DSP - DSP systems - DSP system design - Integrated circuit design.

#### **Module:2** | Architectures for programmable DSP

4 hours

Basic Architectural Features - DSP Computational Building Blocks - Bus Architecture and Memory - Data Addressing Capabilities - Address Generation Unit - Programmability and Program Execution - Features for External Interfacing.

#### **Module:3** | Execution Control and Pipelining

4 hours

Hardware looping – Interrupts – Stacks - Relative Branch support - Pipelining and Performance - Pipeline Depth – Interlocking - Branching effects - Interrupt effects - Pipeline Programming models.

#### **Module:4** | Synthesis of DSP Architectures

6 hours

Top Down approach to DSP LSI - Circuit Synthesis - High Performance Data conversion Techniques - LSI Algorithms and Architectures - Hierarchical Design of Processor Arrays - Systolic Arrays - Stack Filters - Wave-front Array Processors.

#### **Module:5** Interfacing Memory and I/O to DSP Processors

5 hours

External bus interfacing signals - Memory interface - Parallel I/O interface - Programmed I/O - Interrupts and I/O -Direct memory access (DMA) A Multichannel buffered serial port (McBSP) - McBSP Programming.

#### **Module:6** Interfacing CODEC

3 hours

CODEC interface circuit - CODEC programming - A CODEC-DSP interface example.

#### **Module:7** | **Multiprocessor Systems**

4hours

Arc	hitectures	of Multiprocessors-Performance of	comparison of -Multiprocesso	or Structures.			
Mo	Module:8 Contemporary issues: 2hours						
			Total	Lecture hours:	30hours		
Tex	kt Book(	s)					
1.	Lars W	anhammer, DSP Integrated Circ	cuits, Academic press, New	York, 2011.			
2.	Avtar S	Singh and S. Srinivasan, Digital	Signal Processing, Thomso	on Publications, 20	012.		
Ref	erence I	Books					
1.	Archite	apsley, Jeff Bier, AmitShoha ctures & Features, Wiley-IEEE	Press, First Edition,2011.		damentals,		
2.		irsch, Architectures for Digital s					
		valuation: Continuous Assessme					
,		eminar / Challenging Assignme for industrial problems, Final A	•	C / Innovative ide	eas leading		
		jects (Indicative)	( /				
	<ol> <li>Imag</li> <li>Imag</li> <li>Turb</li> <li>COR</li> <li>Impi</li> <li>Impi</li> </ol>	ge Compression algorithm imple ge processing algorithm impleme to Decoder implementation. RDIC Algorithm implementation coved Adaptive filters.	entations on FPGA.				
	Mode of Evaluation: Review I, II and III						
		led by Board of Studies	13-12-2015	10.02.201.5			
App	proved by	y Academic Council	No. 40	18-03-2016			

Course Code	Course Title	L T P J C
ECE5021	SCRIPTING LANGUAGES AND VERIFICATION	3 0 2 0 4
Pre-requisite	Nil	
Course Objective		
	ce various verification techniques.	
	cripts for automation.	
To develop	Universal Verification Methodology (UVM) test bench environ	ment.
Expected Course	Outcomes:	
The students will		
	d the verification methodology of VLSI circuits.	
-	cripts for VLSI design automation.	
Design UV	M test bench.	
Module:1 PER	L Basics	7 hours
	epts of PERL - Scalar Data - Arrays and List Data - Control struc	
	ular Expressions – Functions - Miscellaneous control structures -	
	<u>r</u>	
	anced Topics in PERL	4 hours
Directory access	- File and Directory manipulation - Process Management -	- Packages and
Modules.		
M. I. I. 2 TOOL	D	<b>71</b>
	Basics  FOL and The Tal Language syntax. Variables. Expressions	5 hours
	<ul> <li>ΓCL and Tk -Tcl Language syntax – Variables – Expressions –</li> <li>Errors and exceptions - String manipulations.</li> </ul>	- Lists - Collifor
now – procedures	- Errors and exceptions - String manipulations.	
Module:4 Adva	anced Topics in TCL	4 hours
	rocesses. Applications - Controlling Tools - Basics of Tk.	
	em Verilog	7 hours
Module:5   Syste		
Introduction to S	System Verilog – Literal values-data Types – Arrays - Dat	
Introduction to Sattributes-operator	rs - expressions - procedural statements and control flow. Proc	
Introduction to Sattributes-operator		
Introduction to S attributes-operator Verilog – Task an	rs – expressions - procedural statements and control flow. Proc d functions - assertions.	esses in System
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri	rs – expressions - procedural statements and control flow. Proc d functions - assertions.	esses in System  8 hours
Introduction to Sattributes-operator Verilog – Task an  Module:6 Veri Introduction to V	rs – expressions - procedural statements and control flow. Proc d functions - assertions.  fication Techniques erification - Testing Vs Verification - Verification Technological Procedural Statements and Control flow.	esses in System  8 hours
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri Introduction to V Verification- Cod	rs – expressions - procedural statements and control flow. Proced functions - assertions.  fication Techniques erification - Testing Vs Verification - Verification Technologies coverage – Functional coverage.	8 hours ies - Functional
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri Introduction to Verification- Cod Testbench – Lir	Fication Techniques erification - Testing Vs Verification - Verification Technologie coverage - Functional coverage. ear Testbench - Linear Random Testbench - Self-checking	8 hours ies - Functional
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri Introduction to Verification- Cod Testbench – Lir	rs – expressions - procedural statements and control flow. Proced functions - assertions.  fication Techniques erification - Testing Vs Verification - Verification Technologies coverage – Functional coverage.	8 hours ies - Functional
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri Introduction to Verification – Cod Testbench – Lin Regression – RTL	Fication Techniques erification - Testing Vs Verification - Verification Technologie coverage - Functional coverage. ear Testbench - Linear Random Testbench - Self-checkin Formal Verification.	8 hours ies - Functional g Testbench —
Introduction to Sattributes-operator Verilog – Task an Module:6 Veri Introduction to Verification – Cod Testbench – Lir Regression - RTL Module:7 Univ	Fication Techniques erification - Testing Vs Verification - Verification Technologic coverage - Functional coverage. ear Testbench - Linear Random Testbench - Self-checking Formal Verification.  ersal Verification Methodology	8 hours ies - Functional g Testbench —
Introduction to Sattributes-operator Verilog – Task an  Module:6 Veri Introduction to V Verification- Cod Testbench – Lir Regression - RTL  Module:7 Univ	Fication Techniques erification - Testing Vs Verification - Verification Technologie coverage - Functional coverage. ear Testbench - Linear Random Testbench - Self-checkin Formal Verification.	8 hours ies - Functional g Testbench -  8 hours g - Developing

Contemporary issues:

Module:8

2 hours

	Total Lecture hours:	45 hours		
- TD				
	at Book(s)	1 D 11' - '		
1.	Larry Wall, Tom Christiansen, John Orwant, Programming PERL, Oreil	ly Publications,		
	Fourth Edition, 2012.			
2.	Christian B Spear, SystemVerilog for Verification: A guide to learning the Test bench language features, Springer publications, Third Edition, 2012.			
Dof	Gerence Books			
1.	John K. Ousterhout, Ken Jones, Tcl and the Tk Toolkit, Pearson Education,	Second Edition		
1.	2010.	second Edition,		
2.	Ray Salmei, The UVM Primer: A Step-by-Step Introduction to the Univer	sal Verification		
	Methodology First Edition, Boston Light Press, 2013.	5 <b>41</b> ( <b>5111154</b> 11511		
3.	Vanessa R. Copper, Getting started with UVM: A Beginner's Guide, Verilab l	Publishing, First		
	Edition, 2013.	C,		
Mo	de of Evaluation: Continuous Assessment Test -I (CAT-I), Continuous Asse	ssment Test –II		
(CA	AT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovation	ve ideas leading		
	olutions for industrial problems, Final Assessment Test (FAT).			
	t of Challenging Experiments (Indicative)			
1.	Write the perl script which reads a verilog design module and identifies	6 hours		
	whether it is a sequential or combinational design. Accordingly, the perl			
	script should generate the test bench file in verilog. Also, the input vectors			
2	from the test bench should be in a randomized fashion.	6 h a		
2.	Write a perl script that reads a set of log files from different simulation directories and generates a consolidated report in .xls format which should	6 hours		
	contain the information of the test name, status and error messages. If the			
	test is indicated as successful in the log file, the status in the report should be			
	as TEST PASSED and if the test is unsuccessful, then the report should			
	display the status as TEST FAILED.			
3.	Write a TCL Script which when executed should automatically compile your	4 hours		
	design modules and test bench modules and then perform the simulation. If			
	the simulation is successful, then the script should synthesize the design			
	module. The TCL script should also create a separate directory to dump the			
	log files and a separate directory to write the netlist file.			
4.	Develop a system Verilog test bench to verify your DUT by following the	6 hours		
	steps given below.			
	i) Write the following blocks in system Verilog to verify your design			
	<ul><li>a. Program Block</li><li>b. Interface Block with clocking block and modport</li></ul>			
	c. Top Level Harness file which has the instance of your DUT, test			
	program and the interface.			
	ii) Develop the Generator, Transactor and Driver components for your DUT			
	iii) Develop the self-checking feature by writing the receiver, monitor and			
	checker components for your DUT.			
	iv) Simulate and verify the output.			
5.	Define a packet class to encapsulate the packet information and create	8 hours		
	random packet objects in the generator then send, receive and check the			
	correctness of the DUT using the packet objects for the given router IP.			
	Follow the instructions given in the lab to complete the task. Simulate and			
	verify the output for the good RTL code and the faulty code. Include cover			

groups and check the functional co	overage is at least 70%.				
	30 hours				
Mode of Evaluation: Continuous Asse	Mode of Evaluation: Continuous Assessment of challenging experiments /Final Assessment Test				
(FAT).					
Approved by Academic Council	No. 40				

<b>Course Code</b>	Course Title		T	P	J	C
ECE5022	VLSI DIGITAL SIGNAL PROCESSING	3	0	0	0	3
Pre-requisite	Nil					

The course aimed to:

- 1. Familiarise various representation methods of DSP algorithms, understand the significance of the iteration bound and to calculate the same for a given single-rate and/or multi-rate DFG
- 2. Understand and apply the architectural transformation techniques such as retiming, unfolding and folding on a given DFG.
- 3. Introduce the algorithmic and numerical strength reduction methods for performance improvement.
- 4. Signify and calculate the effects of scaling and round-off noise for a given digital filter with limited word length.

#### **Expected Course Outcome:**

The students will be able to:

- 1. Compare various representation methods of DSP algorithms.
- 2. Find iteration bound of a given single and/or multi-rate DFG.
- 3. Understand and transform the given DFG using retiming with constraints.
- 4. Apply unfolding and folding transformations on the given DFG.
- 5. Understand and apply algorithmic and numerical strength reduction methods.
- 6. Understand and calculate scaling and round-off noise of the given digital filter with limited word length.

#### **Module:1** Introduction to Digital Signal Processing

5 hours

Typical DSP Algorithms - DSP Application Demands and Scaled CMOS Technologies - Representations of DSP Algorithms - Data-Flow Graph Representations.

#### **Module:2** | **Iteration Bound**

5 hours

Introduction - Loop Bound and Iteration Bound - Algorithms for Computing Iteration Bound: Longest Path Matrix and Multiple Cycle Mean algorithms - Iteration Bound of Multi-rate Data Flow Graphs.

#### Module:3 | Pipelining, Parallel processing and Retiming

8 hour

Pipelining and Parallel Processing - Introduction to Retiming - Definitions and Properties - Solving Systems of Inequalities - The Bellman-Ford Algorithm - The Floyd Warshall Algorithm-Retiming Techniques.

# Module:4 Unfolding

6 hours

Introduction, An Algorithm for Unfolding, Properties of Unfolding, Critical Path, Unfolding, and Retiming, Applications of Unfolding.

#### Module:5 | Folding

6 hours

Introduction, Folding Transformation, Register Minimization Techniques, Register Minimization in Folded Architectures.

#### **Module:6** | Algorithmic & Numerical Strength Reduction

7 hours

Introduction to Algorithmic Strength Reduction, Cook-Toom Algorithm, Iterated Convolution, Cyclic Convolution, Discrete Cosine Transform. Introduction to Numerical Strength Reduction, Canonic Signed Digit Arithmetic, Sub-expression Elimination, Multiple Constant Multiplication, Sub-expression Sharing in Digital Filters.

Module:7   Scaling and Rounding Noise					
Intr	oduction	n, Scaling and Rounding Noise,	State Variable Description	of Digital Fi	ilters, Scaling
and	Roundi	ng Noise Computation, Roundin	ng Noise in Pipelined IIR Fi	lters.	
Mo	dule:8	Contemporary issues:			2 hours
			Tot	tal Lecture:	45 hours
Tex	kt Book(	s)			
1.	Keshab	K.Parhi, VLSI Digital	Signal Processing Sys	stems: Des	sign and
	Implen	nentation,Reprint,Wiley, Inter So	cience, 2014.		
	erence l				
1.		. Proakis, Dimitris K Manolak		ng: Principles	s, Algorithms
	_	plications, Prentice Hall, Fourth			
2.		nmed Ismail and Terri Fiez, Ana	alog VLSI Signal and Inform	nation Proces	sing,McGraw-
	Hill, 20				
3.	S.Y. K	ung, H.J. White House, T. Kaila	th, VLSI and Modern Signal	l Processing,	PHI, 2010.
4.		Mitra, Digital Signal Processir	ng – A Computer Based A	Approach, Fo	urth Edition,
McGraw-Hill, 2010.					
Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II					
(CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading					
to s	olutions	for industrial problems, Final A	ssessment Test (FAT).		
Rec	commen	ded by Board of Studies	13-12-2015		
App	proved b	y Academic Council	No. 40	18-03-2016	

Course Code	Course Title	L T P J C
ECE5023	MEMORY DESIGN AND TESTING	3 0 0 0 3
Pre-requisite	Nil	

The course is aimed at

- 1. Expounding the basics and detailed architecture of SRAMs and DRAMs.
- 2. model the memory fault and introduce the basic and advanced memory testing patterns.
- 3. Elaborate the reliability and radiation effect issues of semiconductor memories and present methods for radiation hardening.
- 4. Review and discuss high performance memory subsystems, advanced memory technologies and contemporary issues

#### **Expected Course Outcome:**

At the end of the course the student should be able to

- 1. Design SRAMs and DRAMs.
- 2. Design NVRAMs and Flash Memories.
- 3. Model memory faults, select suitable testing patterns and develop testing patterns.
- 4. Incorporate DFT and BIST techniques for semiconductor memory testing.
- 5. Improve the reliability of semiconductor memories, simulate and model radiation effects and, perform radiation hardening.
- 6. Contribute to the development of high performance memory subsystems and use advanced memory technologies.

#### **Module:1** Volatile memories

5 hours

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, SOI technology, Advanced SRAM architectures and technologies, soft error failure in SRAM, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.

#### **Module:2** | Non-volatile memories

5 hours

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture.

#### **Module:3** | **Memory Testing and Patterns**

7 hours

General Fault Modeling – Read Disturb Fault Model – Precharge Faults – False Write Through Data Retention Faults – Decoder Faults. Megabit DRAM Testing Nonvolatile Memory Modeling and Testing-IDDQ Fault Modeling and Testing Application Specific Memory Testing – Zero/one Pattern – Exhaustive Test Patterns – Walking, Matching and Galloping – Pseudo Random Pattern – CAM pattern.

#### **Module:4** Design For Test and BIST

4hours

RAM Built-In Self – Test (BIST)-Weak Write Test mode – Bit Line Contact Resistance – PFET Test – Shadow Write and Shadow Read.

#### **Module:5** | Reliability and Radiation Effects

7 hours

General Reliability Issues-RAM Failure Modes and Mechanism-Nonvolatile Memory Reliability-Design for Reliability Radiation Effects-Single Event Phenomenon (SEP)- Radiation Hardening

Techniques Radiation Hardening Process and Design Issues-Radiation Hardened Memory Characteristics.

# **Module:6** | **High-Performance Subsystem Memories**

7 hours

Hierarchical Memory Systems, Memory-Subsystem Technologies, High-Performance Standard DRAMs, Embedded Memories.

#### **Module:7** Advanced Memory Technologies

8 hours

High-Density Memory Packaging Technologies, Ferroelectric Random Access Memories (FRAMs)- Analog Memories-Magneto-resistive Random Access Memories (MRAMs)-Experimental Memory Devices Memory Hybrids and MCMs (2D)- Memory Stacks and MCMs (3D)-Memory MCM Testing and Reliability.

# **Module:8** | Contemporary issues:

2 hours

Total Lecture hours: 45 hours

#### Text Book(s)

1.

- A. K.Sharma, Advanced Semiconductor Memories: Architecture, Design and Applications, John Wiley, 2014.
- 2. Roberto Gastaldi and Giovanni Campardo In Search of the Next Memory: Inside the Circuitry from the Oldest to the Emerging Non-Volatile Memories, Springer, 2017.

#### **Reference Books**

- 1. Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies, Springer, 2010.
- 2. Hao Yu and YuhaoWang, Design Exploration of Emerging Nano-scale Non-volatile Memory, Springer, 2014.
- 3. Takayuki Kawahara (Editor), Hiroyuki Mizuno (Editor), Green Computing with Emerging Memory: Low-Power Computation for Social Innovation, Springer, 2012.

Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

Course Code	Course Title	L T P J C
ECE5024	IC TECHNOLOGY	3 0 0 0 3
Pre-requisite	Nil	

The course is aimed to

- 1. Introduce the process involved in semiconductor manufacturing and fabrication.
- 2. Model the oxidation growth rate & to understand oxidation process and the process of diffusion and to expound the Ion Implantation process.
- 3. Explain the thin film deposition process and review the difference between MOS and Bipolar Process Integration.

# **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Understand the process involved in semiconductor manufacturing and fabrication.
- 2. Understand the various lithography techniques used for pattern transfer.
- 3. Model the oxidation growth.
- 4. Model the diffusion mechanism in semiconductors.
- 5. Understand the process involved in thin film deposition.
- 6. Analyse the difference between MOS and Biploar Process.

#### Module:1 | Crystal Growth

5 hours

Introduction to Semiconductor Manufacturing and fabrication, Clean Room types and Standards, Physics of the Crystal growth, wafer fabrication and basic properties of silicon wafers.

# **Module:2** | Lithography:

7 hours

The Photolithographic Process, Photomask Fabrication, Comparison between positive and negative photoresists, Exposure Systems, Characteristics of Exposure Systems, E-beam Lithography, X- ray lithography.

#### **Module:3** | Thermal Oxidation of Silicon:

6 hours

The Oxidation Process, Modeling Oxidation, Masking Properties of Silicon Dioxide, Technology of Oxidation, Si-SiO2 Interface.

#### **Module:4** Diffusion and Ion Implantation:

7 hours

The Diffusion Process , Mathematical Model for Diffusion, Constant- ,The Diffusion Coefficient , Successive Diffusions, Diffusion Systems, Implantation Technology, Mathematical Model for Ion Implantation, Selective Implantation, Channeling, Lattice Damage and Annealing, Shallow Implantations.

Module:5	Thin film deposition, conta	acts, packaging and yield:		7 hours			
Chemical Vapor Deposition, Physical Vapor Deposition, Epitaxy, Metal Interconnections and							
Contact Technology, Silicides and Multilayer-Contact Technology, Copper Interconnects and							
		g and Die Separation, Die	Attachment, V	Vire Bonding,			
Packages,	Yield.						
Module:6	1 3			5 hours			
		S Transistor Layout and Design	gn Rules, Com	plementary			
MOS (CM	IOS) Technology.						
Module:7	Bipolar Process Integration			6 hours			
		n, Advanced Bipolar Structu	· •				
-	-	s, Low-Voltage/Low-Power	CMOS/BiCM	OS Processes.			
Future Tre	nds and Directions of CMOS/I	BiCMOS Processes.					
Module:8	Contemporary issues:			2 hours			
		Total Le	cture hours:	45 hours			
Text Book	(s)						
1. S.M. S	Sze, VLSI technology, Tata M	cGraw-Hill, Second Edition,	2017.				
2. R.C. J	aeger, Introduction to microel	ectronic fabrication, Prentice	Hall, Second I	Edition, 2013.			
Reference	Books						
1. S.A.	Campbell, The science and	d engineering of microelect	tronics fabric	ation, Oxford			
Unive	rsity Press, UK, Second Edition	on, 2012.					
2. Simon M. Sze, Gary S. May Fundamentals of Semiconductor Fabrication, Wiley, 2011.							
Mode of Evaluation: Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II							
(CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading							
to solutions for industrial problems, Final Assessment Test (FAT).							
	ided by Board of Studies	13-12-2015					
Approved	by Academic Council	No. 40	18-03-2016				

Course Code	Course Title	L	T	P	J	C
ECE5025	SYSTEM ON CHIP DESIGN	3	0	0	0	3
Pre-requisite	Nil					

The course is aimed to

- 1. Introducing design, optimization, and programing a modern System-on-a-Chip.
- 2. Detailing SoC design with on-chip memories and communication networks, I/O interfacing.
- 3. Making them understand about signal integrity aware SoC design and Scheduling algorithms.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Demonstrate an ability to identify, formulate and treat complex issues in the field of system-on-chip from a holistic perspective.
- 2. Improve the performance of SoC based design by various advanced techniques.
- 3. Apply SystemC for system design.
- 4. Use interconnection structures in a SoC / NoC based system design.
- 5. Apply static timing analysis for a SoC based design.
- 6. Analyse the cause and eliminate the issues relevant to signal integrity and scheduling.

#### **Module:1** Introduction

3 hours

Architecture of the present-day SoC - Design issues of SoC- Hardware-Software Co design - Core Libraries - EDA Tools.

# Module:2 Design Methodology for Logic, Memory and Analog Cores

6 hours

SoC Design Flow – guidelines for design reuse – Introduction- Efficiency of application specific hardware- Target architectures for HW/SW partitioning -System Integration, Embedded memories – design methodology for embedded memories – Specification of analog cores.

#### **Module:3** Introduction to System C for SoC Design

7 hours

Co-Specification- System Partitioning- Co-simulation, Co-synthesis & Co-verification —SystemC and Co-specification and Co-simulation.

# **Module:4** | **SoC** and **NoC** Interconnection Structures

7 hours

SoC Interconnection Structures- Bus-based Structures- AMBA Bus.Network on Chip -NoC Interconnection Structures-Topologies- routing- flow control- network components(router/switch, network interface, Links).

#### **Module:5** | STA for SoC Design

7 hours

Timing paths and its Timing Optimization- Slow to High and High to low frequency timing path-Half cycle timing path- Latch time borrowing- Interface Logic Model design and analysis for SoC design.

# Module:6 | Signal Integrity Aware SoC design

7 hours

Signal Integrity overview- EMI (Electro Magnetic Interference) and its protection- ESD and its Protection- Delay- Noise- glitches and its protection- Transmission lines- ringing. Crosstalk and Glitch analysis-Types of Glitches- Glitch Threshold and propagation- Noise Accumulation with

Multiple aggressor- Aggressor timing correlation- Crosstalk Delay analysis -Timing Verification using crosstalk delay-Positive and Negative crosstalk- aggressor victim timing correlation-aggressor victim functional correlation.

# Module:7 Scheduling 6 hours

Introduction and need for HLS- Major steps-Scheduling and Allocation- Binding/Assignment-Concept of Scheduling, Heuristic Scheduling Algorithm.

# Module:8 Contemporary issues: 2 hours

Total Lecture hours: 45 hours

#### Text Book(s)

- 1. Michael J. Flynn, Wayne Luk, Computer System Design: System on chip, Wiley-Blackwell, First Edition, 2011.
- 2. J. Bhasker, RakeshChadha,STA for Nanometer design A practical approach, Springer, First Edition, 2010.

#### **Reference Books**

- 1. Jose L. Ayala, Communication Architectures for Systems-on-Chip, CRC Press, First Edition, 2011.
- 2. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, System-on-Chip Test Architectures: Nanometer Design for Testability, Morgan Kaufmann, First Edition, 2010.
- 3. Ahmed Jerraya and Wayne Wolf, Multiprocessor Systems-on-Chips (Systems on Silicon Series), Morgan Kaufmann, First Edition, 2010.

Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

<b>Course Code</b>	Course Title	L T P J C
ECE5026	SYSTEM DESIGN WITH FPGA	2 0 0 4 3
Prerequisite	Nil	

This course is aimed to

- 1. review the fundamental concepts of C language.
- 2. expound the architecture of NIOS II soft core processor and the various peripheral interfaces used for system design.
- 3. implement the interconnect fabrics for the system and to design the system using NIOS II Soft core Processor.

#### **Expected Course Outcome:**

After completion of the course the student will be able to:

- 1. Understand the concepts of C language.
- 2. Understand the NIOS II soft core processor architecture.
- 3. Interpret the usage of various peripheral interfaces for system design.
- 4. Develop system by choosing suitable interconnect fabrics.
- 5. Design the system using NIOS II soft core processor.
- 6. Model the system by using IP block.

7. Des	ign and develop embedded synthesis using FPGA.	
	Basic C Concepts	5 hours
Loops, Arra	ays, structures, pointers, functions, linked list	
Module:2	Soft Core Processor	5 hours
	cessor – Configurability Features – Processor Architecture-Instruction set	
Module:3	Peripheral Interfaces	5 hours
	RS232, SDRAM, SRAM Controller, VGA, Audio and Video, PIO, Externa	
and IrDA		
Module:4	NIOS II programming for peripheral Interfaces	4 hours
LCD, PS2,	RS232, SDRAM, SRAM, VGA, Audio, IrDA.	
Module:5	Interconnect Fabrics	3 hours
	witch Fabric Interconnect - Implementation and Functions- Integr	ated Design
Environme	nt	
Module:6	System Design	4 hours
Traffic ligh	t Controller, Real Time Clock - Interfacing using FPGA: VGA, , LCD, Ca	mera
Module:7	IP Block Implementation	2 hours
Edge detect	tion algorithm, Colour and Brightness Enhancement algorithm	
Module:8	Contemporary issues:	2 hours
	Total Lecture hours:	30 hours

#### Text Book(s)

- 1. ZainalabedinNavabi, "Embedded Core Design with FPGAs", TATA McGraw Hill Ltd, 2011.
- 2. Paul J. Deitel, Harvey M. Deitel, "C: How to Program", Pearson Education, 2012

#### **Reference Books**

- 1 NIOS II Handbook, 2014.
- 2 T.N.Padmanabhan, Thirupura Sundari, "Design Through Verilog HDL", Wiley Student Edition, 2010.

Mode of Evaluation: Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

#### **TypicalProjects**

- 1. Implementation of edge detection algorithm
- 2. Implementation of self-guided vehicle.
- 3. Implementation of smart home system
- 4. Implementation of Health Monitoring System
- 5. Implementation of Music Synthesizer.

Mode of Evaluation:Review I, II and III		
Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

Course Code	Course Title	L T P J C
ECE5027	ADVANCED COMPUTER ARCHITECTURE	3 0 0 0 3
Pre-requisite	Nil	

The course is aimed to

- 1. Introduce advanced concepts of computer architecture.
- 2. Acquire knowledge on various interconnect topology for multiprocessor system and different pipelining techniques.
- 3. Understanding different memory hierarchy for multiprocessor and multicomputer systems.

# **Expected Course Outcomes:**

At the end of the course the student will be able to:

- 1. Understand the architecture of the various multiprocessors and multicomputer.
- 2. Identify possible parallel execution at hardware and software level.
- 3. Design required static or dynamic interconnect network for a multiprocessor system.
- 4. Apply different pipelining techniques to reduce computation time.
- 5. Analyse the various memory design for multiprocessor and multicomputer.
- 6. Design scalable parallel architecture for multiprocessor system.

# **Module:1** | Parallel computer models

3 hours

cThe state of computing - Classification of parallel computers - Multiprocessors and Multicomputer - Multivector and SIMD computers.

#### **Module:2** | Program and network properties

7 hours

Conditions of parallelism - Data and resource Dependences - Hardware and software parallelism - Program partitioning and scheduling - Grain Size and latency - Program flow mechanisms - Control flow vs data flow - Data flow Architectures.

#### **Module:3** | System Interconnect Architectures

7 hours

Network properties and routing - Static interconnection Networks - Dynamic interconnection Networks - Multiprocessor system Interconnects - Hierarchical bus systems - Crossbar switch and multiport memory - Multistage and combining network.

#### Module:4 | Pipelining

7 hours

Linear pipeline processor - nonlinear pipeline processor - Instruction pipeline Design - Mechanisms for instruction pipelining - Dynamic instruction scheduling - Branch Handling techniques - branch prediction - Arithmetic Pipeline Design

#### **Module:5** | Memory Hierarchy Design

6 hours

Cache basics & cache performance - reducing miss rate and miss penalty - multilevel cache hierarchies - main memory organizations - design of memory hierarchies.

# **Module:6 Shared Memory Architectures**

7 hours

Symmetric shared memory architectures - distributed shared memory architectures - cache coherence protocols - scalable cache coherence - directory protocols - memory based directory protocols - cache based directory protocols.

#### **Module:7** | **Multiprocessor Architectures**

6 hours

Cor	nputatio	nal models - An Argument for	parallel Architectures -	- Scalability	of Parallel			
Arc	Architectures - Benchmark Performances.							
Mo	dule:8	Contemporary issues:			2 hours			
			Total Lec	cture hours:	45 hours			
Tex	kt Book(	s)						
1.	Kai H	wang, NareshJotwani, Advanced	Computer Architecture:	Parallelism,	Scalability,			
	Prograi	nmability,Tata McGraw Hill Educa	ation Pvt. Ltd., India, Secon	nd Edition, 20	)11.			
Ref	erence l	Books						
1.	John L	. Hennessy, David A. Patterson,	Computer Architecture: A	\ Quantitative	Approach,			
	Morgan	Kaufmann, Fifth Edition, 2011.						
2.	DezsoS	ima, Terence Fountain, PeterrKar	suk Advanced computer A	Architectures	<ul><li>A Design</li></ul>			
	Space A	Approach, Pearson, 2014.						
Mo	de of Ev	valuation:Continuous Assessment	Test –I (CAT-I), Continu	ous Assessme	ent Test –II			
(CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading								
to solutions for industrial problems, Final Assessment Test (FAT).								
Rec	commend	led by Board of Studies	13-12-2015					
App	proved b	y Academic Council	No. 40	18-03-2016				

Course Code	Course Title	LTPJC
ECE5028	MICROSENSORS AND INTERFACE ELECTRONICS	2 0 0 4 3
Pre-requisite	Nil	

The course is aimed to

- 1. Introduce various types of Microsensors & micro actuators corresponding materials to fabricate it.
- 2. Make them Understand the concepts of Microsystem technologies used for realizing Microsensors and actuators.
- 3. Explore the working principles of interface electronics circuits for resistive, capacitive and temperature sensors.

#### **Expected Course Outcome:**

After the completion of the course, students will be able to:

- 1. Understand the Micro and Smart Systems.
- 2. Identify MEMS materials and Properties.
- 3. Understand the fabrication process flow for Microsystems.
- 4. Classify and Comprehend different types of Sensors and Actuators.
- 5. Explain about the wide applications of Microsensors.
- 6. Understand the basic Interface Circuits.
- 7. Understand the approach in design of Sensor Interface circuits.

#### **Module:1** Introduction to Micro and Smart Systems

3 hours

Microsystems and scaling law, MEMS & Micro machines, Evolution of Microsystems, Silicon and Non-silicon Micro and Smart Systems, Market for Microsystems.

#### **Module:2** | Microsystem Materials and Properties

3 hours

Materials - Silicon, Silicon oxide and nitride, Thin Metal films (Cr, Au, Ti, Pt), Polymers (SU8, PMMA, PDMS), Glass and Quartz.

Important material properties-Young modulus, Poisson's ratio, density, piezoresistive coefficients, TCR, Thermal Conductivity, Material Structure.

# **Module:3** | Micro System Technology

5 hours

Single Crystal Silicon Growth, Wafer Cleaning, Oxidation, Diffusion, Ion implantation, PVD, CVD, Electroplating, Lithography, Bulk Micromachining, Surface Micromachining, LIGA, Bonding and Packaging.

#### **Module:4** | Introduction to Sensors and Actuators

4 hours

Electrostatic, Piezoelectric, Piezoresistive, Electromagnetic, Thermo pneumatic, Shape Memory Alloy, Thermoelectric, Optical and Resonant.

#### **Module:5** | **Applications of Micro Devices**

4 hours

Industrial and Automotive Applications: Pressure Sensors, Accelerometers, Gas Sensors, Flow sensors, Gyroscopes, Micro mixer, Micro Valve, Micro Pump, Micro heater.

Telecommunication Applications: Imaging and Displays, Fiber optic communication devices.

Micro and Smart Systems -2. Biomedical Applications: Micro & Nano Cantilevers, Glucose sensors, In Vitro and In Vivo Diagnostics.RF Applications – Switches, Phase Shifters, Resonators and Varactors.

#### **Module:6** Interface Circuits

5 hours

Interface circuits for Resistive, Capacitive and Temperature Sensors

#### Module:7 | Voltage and Current - Mode Approach in Sensor Interfaces Design

4 hours

Voltage-Mode Approach in Sensor Interfaces Design, DC & AC excitation for resistive sensors, capacitive sensor interfacing, temperature sensor interfaces.

Current-Mode Approach in Sensor Interfaces Design, AC-Excitation Voltage for Resistive/Capacitive Sensors, DC-Excited Resistive Sensor Interface.

#### **Module:8** | Contemporary issues:

2 hours

**Total Lecture hours:** | 30 hours

#### Text Book(s)

- 1. M. Madou, Fundamentals of Microfabrication and Nanotechnology, CRC Press, Third Edition, 2011.
- 2. Anderia De Marcellis, Giuseppe ferri, Analog circuits and systems for voltage-mode and current-mode sensor interfacing applications, Springer, 2011.

#### **Reference Books**

- 1. N. Maluf, K Williams, An Introduction to Microelectromechanical Systems Engineering, Artech House Inc, Second Edition, 2004
- 2. S. Senturia, Microsystem Design, Springer Publisher, 2007.
- 3. MinhangBao, Analysis and Design Principles of MEMS Devices, Elsevier Science, 2005.
- 4. G. Kovacs, Micromachined Transducers Sourcebook, McGraw-Hill, 1998

Mode of Evaluation: Continuous Assessment Test –I (CAT-I) ,Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

# **List of Projects (Indicative)**

- 1. Design of Piezoelectric cantilever for energy harvesting applications.
- 2. Fault detection using accelerometer and gyroscope.
- 3. Design of Silicon pressure sensors for car tire pressure monitoring.
- 4. PDMS pressure sensor for disposable blood pressure sensors.
- 5. PDMS grippers for the micromanipulation of biological cells.
- 6. Thermoactuator switches for optical signal control.
- 7. Design of Gas sensors for automobiles.

3.6 1	CI	1 . •	ъ.	-	TT	O TTT
NAOde	Of HWa	liiation	:Revie	<b>X</b> 7	- 11 .	<i>X</i> 7
william	OLEVA	iualion	1. IX C V IC	vv ı.		$\mathbf{x}$

Wiede of Evaluation: Review 1, if as in		
Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

<b>Course Code</b>	Course Title	L T P J C
ECE5029	VLSI TESTING AND TESTABILITY	3 0 0 0 3
Pre-requisite	Nil	

The course is aimed to

- 1. Model and simulate different types of faults in digital circuits at the gate level.
- 2. Establish equivalence and dominance relationships of faults in a circuit.
- 3. compare automatic test pattern generation algorithms with respect to search space, speed, fault coverage and other criteria.
- 4. Handle design complexity, ensure reliable operation, and achieve short time-to-market using various testing methodologies.

#### **Expected Course Outcome:**

After completion of the course students will be able to:

- 1. Model different fault models.
- 2. Simulate faults and generate test patterns for combinational circuits.
- 3. Apply scan based testing.
- 4. Recognize the BIST techniques for improving testability.
- 5. Understand boundary scan based test architectures.
- 6. Analyse and apply the test vector compression techniques for memory reduction and fault diagnosis.

#### **Module:1** Fault Modelling

**6hours** 

Importance of Testing - Testing during the VLSI Lifecycle - Challenges in the VLSI Testing: Test Generation - Fault Models - Levels of Abstraction in VLSI Testing - Historical Review of VLSI Test Technology - Functional Versus Structural Testing - Levels of Fault Models - Fault Equivalence - Fault Dominance - Fault Collapsing - Check point Theorem - Delay Fault.

#### **Module:2** | Fault Simulation and Test Generation

7hours

Fault Simulation: Serial, Parallel, Deductive, Concurrent - Combinational Test Generations - ATPG for Combinational Circuits - D-Algorithm - Testability Analysis - SCOAP measures for Combinational Circuits

#### **Module:3** | Scan based Testing

7hours

Design for Testability Basics - Ad Hoc Approach - Structured Approach - Scan Cell Designs - Scan Architectures - Scan Design Rules - Scan Design Flow - Special Purpose Scan Designs - RTL Design for Testability.

#### **Module:4** | Built-in Self-Test

7hours

BIST Design Rules - Test Pattern Generation - Exhaustive Testing - Pseudo-Random Testing - Pseudo-Exhaustive Testing - Delay Fault Testing - Output Response Analysis - Logic BIST Architectures - BIST Architectures for Circuits with and without Scan Chains

#### Module:5 | Boundary scan and Core based Testing

5hours

Digital Boundary Scan (IEEE Std. 1149.1): Test Architecture and Operations - On-Chip Test Support with Boundary Scan - Board and System-Level Boundary-Scan Control Architectures.

Mo	Module:6 Test Compression and Compaction				6hours			
Test	t Stimulu	s Compression: Code-Based Schen	nes, Linear-Decompressio	n-Based Scl	hemes - Test			
Res	ponse Co	ompaction.						
Mo	dule:7	Fault Diagnosis			5hours			
Dict	tionary B	ased and Adaptive fault diagnosis.						
Mo	dule:8	Contemporary issues:			2hours			
		<b>Total Lecture hours:</b>			45hours			
Tex	t Book(s							
1.	Z.Nava	bi, Digital System Test and Testable	Design, Springer, 2011.					
1.	Laung-	Terng Wang, Cheng-Wen Wu, a	and Xiaoqing Wen, VL	SI Test Pr	inciples and			
	Archite	ctures, The Morgan Kaufmann, 201	3.		-			
Mod	de of Ev	aluation:Continuous Assessment To	est –I (CAT-I), Continuo	ous Assessm	nent Test -II			
(CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading								
to solutions for industrial problems, Final Assessment Test (FAT).								
Rec	Recommended by Board of Studies 13-12-2015							
App	roved by	Academic Council	No. 40	18-03-2010	5			

<b>Course Code</b>	Course title		T	P	J	C
ECE6025	LOW POWER IC DESIGN	2	0	0	4	3
Pre-requisite	ECE5015 - Digital IC Design					

The course is aimed to

- 1. Understand the concepts and techniques of Low power VLSI.
- 2. Develop a broad insight into the methods used to confront the low power issue from lower level (circuit level) to higher levels (system level) of abstraction.
- 3. develop a system with multiple supply and threshold voltages used for low power DSP applications.

#### **Expected Course Outcome:**

After completion of the course student will be able to:

- 1. Understand the factors affecting the power in VLSI circuits.
- 2. Apply algorithmic and architectural level power optimization methods.
- 3. Apply logic and circuit level power optimization techniques.
- 4. Apply register transfer level power optimization techniques.
- 5. Develop an optimum code to reduce the power in the software level.
- 6. Analyse and explore the usage of sleep transistors for low power.
- 7. Develop power efficient IPs.

#### Module:1 | Introduction to Low Power Design Methods | 3 hours

Motivation- Context and Objectives-Sources of Power dissipation in Ultra Deep Submicron CMOS Circuits – Static, Dynamic and Short circuit components Effects of scaling on power consumption-Low power design flow- Normalized Figure of Merit – PDP& EDP- Overview of power optimization at various levels.

# Module:2 Algorithmic and Architecture Level 5hours Optimization

Pipelining and Parallel Processing approaches for low power in DSP filter structures- Multiple supply voltage and Multiple threshold voltage designs for low power- Computer arithmetic techniques for low power- Optimal drivers of high speed low power- software level power optimization.

# Module:3 Logic Level and Circuit Level Optimization 5hours

Theoretical background – Calculation of Steady state probability- Transition probability - Conditional probability- Transition density- Estimation and optimization of Switching activity-Power cost computation model.

Transistor variable re-ordering for power reduction- Low power library cell design (GDI)-Estimation of glitching power-leakage power optimization-Subthreshold logic design.

# Module:4 Register Transfer Level Optimization 4 hours

Low power clock-Interconnect and layout designs- Low power memory design and low power SRAM architectures- Clock gating- Bus Encoding techniques-Deglitching for low power.

# Module:5 Low Power Design of Sub-Modules 5hours

Circuit techniques for reducing power consumption in Adders- Multipliers. Synthesis of FSM for low power- Retiming sequential circuits for low power.

#### Module:6 | Sleep Transistor Design

**3hours** 

Design metrics- switch efficiency- area efficiency- IR drop, normal Vs reverse body bias -Layout design of Area efficiency- Single row Vs double row- Inrush current and current latency.

# **Module:7** IP Design for Low Power

**3hours** 

Architecture and partitioning for power gating- power controller design for the USB OTG- Issues in designing portable power controllers- clocks and resets- Packaging IP for reuse with power intent.

# Module:8 Contemporary issues:

2 hours 30hours

**Total Lecture hours:** 

#### Text Book(s)

- 1. Jan M.Rabaey, MassoudPedram, Low power Design methodologies, SpringerUS, First Edition, 2014.
- 2. Kaushik Roy, Sharat Prasad, Low Power CMOS VLSI circuit design, John Wiley and Sons Inc, Second Edition, 2010.

#### **Reference Books**

- 1. Soudris, Dimitrios, ChristrianPignet, Goutis, Costas, Designing CMOS circuits for low power, Springer US, FirstEdition, 2011.
- 2. Gary K. Yeap, Practical Low Power Digital VLSI Design, Springer US, First Edition 2010.
- 3. AjitPal, Low Power VLSI circuits and Systems, Springer India, First Edition, 2014.

Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

#### **List of Projects (Indicative)**

- 1. Design of Low Power, High Speed VLSI Adder and Multiplier Subsystems
- 2. Power Gating Design solutions for Low Power
- 3. Circuit level power reduction using multi-V<sub>t</sub>
- 4. Non-conventional Low Power Circuits such as Energy Recovery Logic
- 5. Design of Low Power Clocking Solution for a Sequential System
- 6. Low power SRAM and CAM design
- 7. Low Power FFT Design for Wireless Communication Systems
- 8. Low Power Filter design for SDR systems.

#### Mode of Evaluation: Review I, II & III

,		
Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

<b>Course Code</b>	Course Title	L T P J C
ECE6026	MIXED SIGNAL IC DESIGN	2 0 0 4 3
Pre-requisite	ECE5016-Analog IC Design	

The course is aimed to

- 1. introduce the design aspects of dynamic analog circuits and analog-digital interface electronics in CMOS technology.
- 2. Specify design implement ADC & DAC.

#### **Expected Course Outcome:**

At the end of the course the student will be able to

- 1. Understand the theory of discrete-time signal processing and its implementation using analog techniques.
- 2. Realizing Sample and Hold Circuits using MOS by considering the non-idealities.
- 3. Analyse CMOS based Switched Capacitor Circuits.
- 4. Understanding basics of Data Converters.
- 5. Analyse the architectures of ADCs and DAC.
- 6. Understand the oversampling converter architecture.
- 7. Gain mixed-signal design experience using Cadence EDA tools.

#### Module:1 Sampling

**3hours** 

Introduction – sampling - Spectral properties of sampled signals - Oversampling – Anti-alias filter design. Time Interleaved Sampling - Ping-pong Sampling System - Analysis of offset and gain errors in Time Interleaved Sample and Hold.

#### **Module:2** | Sampling Circuits:

3 hours

Sampling circuits- Distortion due to switch - Charge injection - Thermal noise in sample and holds - Bottom plate sampling - Gate bootstrapped switch -Nakagome charge pump. Characterizing Sample and hold - Choice of input frequency.

#### **Module:3** | Switched Capacitor Circuits:

4hours

Switched Capacitor (SC) circuits— Parasitic Insensitive Switched Capacitor amplifiers - Non idealities in SC Amplifiers — Finite gain - DC offset - Gain Bandwidth Product. Fully differential SC circuits - DC negative feedback in SC circuits.

#### **Module:4** | A/D and D/A Converters Fundamentals:

2hours

Data converter fundamentals: Offset and gain Error - Linearity errors - Dynamic Characteristics - SQNR - Quantization noise spectrum.

#### Module:5 | Analog to Digital Converter Architectures: | 4 hours

Flash ADC - Regenerative latch - Preamp offset correction - Preamp Design - necessity of upfront sample and hold for good dynamic performance. Folding ADC - Multiple-Bit Pipeline ADCs and SAR ADC.

#### Module:6 | Digital to Analog Converter Architectures: | 5hours

DAC spectra and pulse shapes - NRZ vs RZ DACs. DAC Architectures: Binary weighted - Thermometer DAC - Current steering DAC - Current cell design in current steering DAC - ChargeScaling DAC - Pipeline DAC.

# Module:7 Oversampling Converter: 7hours

Benefits of Oversampling -Oversampling with Noise Shaping - Signal and Noise Transfer Functions - First and Second Order Delta-Sigma Converters. Introduction to Continuous-time Delta Sigma Modulators - time-scaling - inherent antialiasing property - Excess Loop Delay - Influence of Op-amp nonidealities - Effect of Op-amp nonidealities - finite gain bandwidth - Effect of ADC and DAC nonidealities - Effect of Clock jitter.

# Module:8 Contemporary issues: Total Lecture hours: 30hours Text Book(s)

- 1. Frank Ohnhauser, Analog-Digital Converters for Industrial Applications Including an Introduction to Digital-Analog Converters Springer Publishers, First Edition, 2015.
- 2. David Johns and Ken Martin, Analog Integrated Circuit Design, John Wiley & Sons Inc., 2012.

#### **Reference Books**

- 1. Ahmed M.A.Ali, High Speed Data Converters IET Materials, Circuits & Devices, First Edition, 2016.
- 2. S.Pavan, R. Schreier and Gabor. C. Temes, Understanding Delta Sigma Data Converters, IEEE Press, First Edition, 2017.

Mode of Evaluation: Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).

#### **Typical Projects**

- 1. Design of Flash ADC
- 2. Design of High Speed Sample and Hold Amplifier.
- 3. Design of Charge Pump Circuit.
- 4. Design of Switched Capacitor Integrator
- 5. Design of Current Steering DAC

Mode of Evaluation : Review I, II & III

Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016

<b>Course Code</b>	Course Title		L T P J C				
ECE6027	RFIC DESIGN		2 0 0 4 3				
<b>Pre-requisite</b>	ECE5016 - Analog IC Design						
Course Object							
The course is a							
	nned at ome familiarize with the design of integrated radi	o front-end cir	cuite				
1. 10 000	one rammarize with the design of integrated radi	o none-cha ch	cuits.				
<b>Expected Cou</b>	rse Outcomes:						
	ne course the student should be able to						
1. Underst	and the concepts of RF IC Design.						
2. Underst	and the High Frequency model of MOS and imp	ortance of Imp	edance Matching.				
•	e the various transceiver and radio architectures.						
_	Low Noise amplifiers and Mixers with specificat						
	VCOs and Frequency synthesizers and their app		nsceiver design.				
•	y and comprehend the design of Power Amplifier	S.					
/. Galli K	FIC design experience in Cadence CAD tools.		_				
Module:1 In	troduction to RF & Wireless Technology:	5hours					
	esign and applications - Choice of Technology		rents in RF Design:				
	ime Variance - Intersymbol Interference - rando						
	namic range -conversion Gain and Distortion.	in processes					
<u> </u>	C						
Module:2 H	igh Frequency Model of RF Transistors and	4hours					
	atching Networks:						
	viour at RF frequencies - Noise performance and	d limitation of	devices - Impedance				
matching netw	orks - transformers and baluns.						
36 11 2 4		41	T				
	nalog& Digital Modulation for RF Circuits:	4hours	11 ' CM L' 1				
	Non coherent detection - Mobile RF Communica						
	ques - Receiver and Transmitter Architectuage-reject, Direct-IF and subsampled receivers						
transmitters.	age-reject, Direct-in and subsampled receivers	- Direct Conv	cision and two steps				
transmitters.							
Module:4 L	ow Noise Amplifiers and Mixers	4hours					
	mplifiers: Common Source LNA - Common G		scode LNA. Mixers:				
	ve and Passive Mixers.						
Module:5 V	oltage Controlled Oscillators and Frequency	3hours					
	nthesizers:						
	asic topologies VCO and definition of pha						
	VCO design - Quadrature and single-sidebar	nd generators	- Radio Frequency				
Synthesizers: PLLs.							
Madal C D	E D A 126	41					
	F Power Amplifiers:	4hours	dasisa				
Class A, AB, I	3, C amplifiers - Class D, E, F amplifiers - RF Po	wer ampinner	design.				

Module:7 Radio architectures:

4hours

GSM radio	architectures, CDMA, UMTS	S radio architectures.		
Module:8	Contemporary issues:		2hours	
		Total Lecture hours:	30hours	
Text Book	(s)			
1. B.Raz	avi, RF Microelectronics, Pea	rson Education Limited, Se	cond Edition,	2013.
2. Hoom	anDarabi, Radio-Frequency	Integrated Circuits and Sy	ystems, Camb	ridge University
Press,	First Edition, 2015.			
Reference				
1. Gu, Q	izheng, RF System Design o	of Transceivers for Wirele	ss Communic	ations, Springer,
2. Bosco	Leung, VLSI for Wireless Co	ommunication, Springer, Se	econd Edition,	2011
Mode of E	valuation:Continuous Assessi	ment Test –I (CAT-I), Co	ontinuous Ass	essment Test –II
(CAT-II), S	Seminar / Challenging Assign	ments / Completion of MC	OC / Innovat	ive ideas leading
to solutions	for industrial problems, Fina	l Assessment Test (FAT).		<del>_</del>
	jects(Indicative)			
	Characterisation study of RF	device/circuit		
	ign of Low Noise Amplifier			
	ign of Voltage Controlled Osc	cillators		
	ign of Power Amplifiers			
	ign and Implement- any one of	of the Receiver architecture		
	valuation: Review I, II & III			
	ded by Board of Studies	13-12-2015		
Approved b	y Academic Council	No. 40	18-03-201	6

<b>Course Code</b>	Course Title	L	T	P	J	C
ECE6028	NANOSCALE DEVICES AND CIRCUIT DESIGN	2	0	0	4	3
Pre-requisite	ECE5018 - Physics of VLSI Devices	•	•			

The course is aimed to

- 1. Make student to understand CMOS scaling
- 2. understand theory and operation of multigate MOSFET and analog design digital, circuits using multigate devices aterials and their properties used for designing Microsensors.
- 3. understand the concepts of Microsystem technologies used for realizing Microsensors and actuators.
- 4. understand the working principles of Interface Electronic Circuits for resistive, capacitive and temperature sensors.

# **Expected Course Outcome:**

At the end of the course the students will be able to

- 1. Understand the CMOS scaling
- 2. explain the need of novel MOSFET.
- 3. explain the physics of multigate MOS system
- 4. model nanowire FETs.
- 5. Design digital and analog circuit using multigate devices.
- 6. Understand the physics of CNTFET
- 7. Develop analytical model for novel FETs and validate them by numerical simulations..

# Module:1 CMOS Scaling Issues and Solutions 2hours

MOSFET scaling, short channel effects, quantum effects, volume inversion, threshold voltage, channel engineering, source/drain engineering, high-k dielectric, strain engineering, multigate technology mobility, gate stack.

#### Module:2 Introduction to Novel MOSFETs 2hours

SOI MOSFET, multigate transistors, single gate, double gate, triple gate, surround gate, Silicon Nanowire transistors

#### Module:3 Physics of Multi-gate MOS System 5hours

MOS electrostatics, 1D, 2D MOS electrostatics, ultimate limits, double gate MOS system, gate voltage effect, semiconductor thickness effect, asymmetry effect, oxide thickness effect , electron tunnel current, two dimensional confinement, scattering

#### Module:4 Nanowire FETS 5hours

Silicon nanowire MOSFETs, evaluation of I-V characteristics, I-V characteristics for nondegenerate carrier statistics, I-V characteristics for degenerate carrier statistics, electronic conduction in molecules, general model for ballistic nano transistors, CNT-FETs

#### Module:5 Digital Circuit Design using Multi-gate Devices 5hours

Digital circuits design, impact of device performance on digital circuits, leakage performance trade off, multi VT devices and circuits, SRAM design

Module:6	Analog Circuit Design using Multi-gate Devices	5hours	

Analog circuit design, trans-conductance, intrinsic gain, flicker noise, self-heating, band gap voltage reference, operational amplifier, comparator designs, mixed signal, successive approximation DAC, RF circuits

# Module:7 Carbon Nanotube FET 4hours

CNT-FET, CNT memories, CNT based switches, logic gates, CNT based RF devices, CNT based RTDs, CNTFET based applications

Module:8	Contemporary issues		2 hours	
		<b>Total Lecture hours:</b>	30hours	

#### Text Book(s)

- 1. J P Colinge, FINFETs and other Multi-gate Transistors, Springer, Germany, 2010.
- 2. B.G.Park, S.W. Hwang &Y.J.Park, Nanoelectronic Devices, Pan Stanford Publisher, Singapore, 2012.

#### Reference Books

- 1. N. Collaert, CMOS Nanoelectronics: Innovative Devices, Architectures and Applications, Reprint Pan Stanford publisher, Singapore, 2012.
- 2. Niraj K. Jha, Deming Chen, Nanoelectronic Circuit Design, Springer London, First Edition, 2011.

Mode of Evaluation:Continuous Assessment Test –I (CAT-I), Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / QUIZ, Final Assessment Test (FAT).

#### **List of Projects**

- 1. Design and Extraction of DC and AC parameters of MOSFET with Source/Drain Extension
- 2. Performance Analysis of Double/Triple/Surround gate devices
- 3. Analysis of Gate Work Function Engineering in Multi-gate Devices
- 4. Single Event Upset/Soft Error Analysis in Multi-gate FETs
- 5. Comparison of CMOS and Fin FET based SRAM
- 6. Design of OTA and Comparator in Multi-gate Devices

Mode of Evaluation:Review I, II & III		
Recommended by Board of Studies	13-12-2015	
Approved by Academic Council	No. 40	18-03-2016