

## **School of Computer Science and Engineering**

# CURRICULUM AND SYLLABI

# (2024-2025)

**B.** Tech. Computer Science and Engineering (Internet of Things)



### VISION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY

Transforming life through excellence in education and research.

# MISSION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY

**World class Education**: Excellence in education, grounded in ethics and critical thinking, for improvement of life.

**Cutting edge Research**: An innovation ecosystem to extend knowledge and solve critical problems.

**Impactful People**: Happy, accountable, caring and effective workforce and students.

**Rewarding Co-creations**: Active collaboration with national & international industries & universities for productivity and economic development.

**Service to Society**: Service to the region and world through knowledge and compassion.

### VISION STATEMENT OF THE SCHOOL OF COMPUTER SCIENCE AND ENGINEERING

To be a world-renowned centre of education, research and service in computing and allied domains.

### MISSION STATEMENT OF THE SCHOOL OF COMPUTER SCIENCE AND ENGINEERING

- To offer computing education programs with the goal that the studentsbecome technically competent and develop lifelong learning skill.
- To undertake path-breaking research that creates new computing technologies and solutions for industry and society at large.
- To foster vibrant outreach programs for industry, research organizations, academia and society.



## B. Tech. Computer Science and Engineering (Internet of Things)

## **PROGRAMME EDUCATIONAL OBJECTIVES (PEOs)**

- 1. Graduates will be engineering practitioners and leaders, who would help solve industry's technological problems.
- 2. Graduates will be engineering professionals, innovators or entrepreneurs engaged in technology development, technology deployment, or engineering system implementation in industry.
- 3. Graduates will function in their profession with social awareness and responsibility.
- 4. Graduates will interact with their peers in other disciplines in industry and society and contribute to the economic growth of the country.
- 5. Graduates will be successful in pursuing higher studies in engineering or management.
- 6. Graduates will pursue career paths in teaching or research.



### B. Tech. Computer Science and Engineering (Internet of Things)

### **PROGRAMME OUTCOMES (POs)**

PO\_01: Having an ability to apply mathematics and science in engineering applications.

PO\_02: Having a clear understanding of the subject related concepts and of contemporary issues and apply them to identify, formulate and analyse complex engineering problems.

PO\_03: Having an ability to design a component or a product applying all the relevant standards and with realistic constraints, including public health, safety, culture, society and environment

PO\_04: Having an ability to design and conduct experiments, as well as to analyse and interpret data, and synthesis of information

PO\_05: Having an ability to use techniques, skills, resources and modern engineering and IT tools necessary for engineering practice

PO\_06: Having problem solving ability- to assess social issues (societal, health, safety, legal and cultural) and engineering problems

PO\_07: Having adaptive thinking and adaptability in relation to environmental context and sustainable development

PO\_08: Having a clear understanding of professional and ethical responsibility

PO\_09: Having cross cultural competency exhibited by working as a member or in teams

PO\_10: Having a good working knowledge of communicating in English - communication with engineering community and society

PO\_11: Having a good cognitive load management skills related to project management and finance

PO\_12: Having interest and recognise the need for independent and lifelong learning



## **B. Tech. Computer Science and Engineering** (Internet of Things)

### **PROGRAMME SPECIFIC OUTCOMES (PSOs)**

1. Apply computing theory, languages and algorithms, as well as mathematical and statistical models, and the principles of optimization to appropriately formulate and use data analysis.

2. Apply the principles and techniques of database design, administration, and implementation to enhance data collection capabilities and decision-support systems. Ability to critique the role of information and analytics in supporting business processes and functions.

3. Invent and use appropriate models of data analysis, assess the quality of input, derive insight from results, and investigate potential issues. Also to organize big data sets into meaningful structures, incorporating data profiling and quality standards.

	Category Credit Detail							
SI.No.	Description	Credits	Maximum Credit					
1	FC - Foundation Core	53	53					
2	DLES - Discipline-linked Engineering Sciences	12	12					
3	DC - Discipline Core	47	47					
4	SPE - Specialization Elective	21	21					
5	PI - Projects and Internship	9	9					
6	OE - Open Elective	9	9					
7	BC - Bridge Course	0	0					
8	NGCR - Non-graded Core Requirement	11	11					
	Total Credits 162							

Foundation Core									
sl.no	Course Code	Course Title	Course Type	Ver sio n	L	т	Ρ	J	Credits
1	BCHY101L	Engineering Chemistry	Theory Only	1.0	3	0	0	0	3.0
2	BCHY101P	Engineering Chemistry Lab	Lab Only	1.0	0	0	2	0	1.0
3	BCSE101E	Computer Programming: Python	Embedded Theory and Lab	1.0	1	0	4	0	3.0
4	BCSE102L	Structured and Object-Oriented Programming	Theory Only	1.0	2	0	0	0	2.0
5	BCSE102P	Structured and Object-Oriented Programming Lab	Lab Only	1.0	0	0	4	0	2.0
6	BCSE103E	Computer Programming: Java	Embedded Theory and Lab	1.0	1	0	4	0	3.0
7	BEEE102L	Basic Electrical and Electronics Engineering	Theory Only	1.0	3	0	0	0	3.0
8	BEEE102P	Basic Electrical and Electronics Engineering Lab	Lab Only	1.0	0	0	2	0	1.0
9	BENG101L	Technical English Communication	Theory Only	1.0	2	0	0	0	2.0
10	BENG101P	Technical English Communication Lab	Lab Only	1.0	0	0	2	0	1.0
11	BENG102P	Technical Report Writing	Lab Only	1.0	0	0	2	0	1.0
12	BFLE200L	B.Tech. Foreign Language - 2021onwards	Basket	1.0	0	0	0	0	2.0
13	BHSM200L	B.Tech. HSM Elective - 2021 onwards	Basket	1.0	0	0	0	0	3.0
14	BMAT101L	Calculus	Theory Only	1.0	3	0	0	0	3.0
15	BMAT101P	Calculus Lab	Lab Only	1.0	0	0	2	0	1.0
16	BMAT102L	Differential Equations and Transforms	Theory Only	1.0	3	1	0	0	4.0
17	BMAT201L	Complex Variables and Linear Algebra	Theory Only	1.0	3	1	0	0	4.0
18	BMAT202L	Probability and Statistics	Theory Only	1.0	3	0	0	0	3.0
19	BMAT202P	Probability and Statistics Lab	Lab Only	1.0	0	0	2	0	1.0
20	BPHY101L	Engineering Physics	Theory Only	1.0	3	0	0	0	3.0
21	BPHY101P	Engineering Physics Lab	Lab Only	1.0	0	0	2	0	1.0
22	BSTS101P	Quantitative Skills Practice I	Soft Skill	1.0	0	0	3	0	1.5
23	BSTS102P	Quantitative Skills Practice II	Soft Skill	1.0	0	0	3	0	1.5
24	BSTS201P	Qualitative Skills Practice I	Soft Skill	1.0	0	0	3	0	1.5
25	BSTS202P	Qualitative Skills Practice II	Soft Skill	1.0	0	0	3	0	1.5

	Discipline-linked Engineering Sciences										
sl.no	Course Code	Course Title	Course Type	Ver sio	L	т	Ρ	J	Credits		
				n							
1	BECE102L	Digital Systems Design	Theory Only	1.0	3	0	0	0	3.0		
2	BECE102P	Digital Systems Design Lab	Lab Only	1.0	0	0	2	0	1.0		
3	BECE204L	Microprocessors and Microcontrollers	Theory Only	1.0	3	0	0	0	3.0		
4	BECE204P	Microprocessors and Microcontrollers Lab	Lab Only	1.0	0	0	2	0	1.0		
5	BMAT205L	Discrete Mathematics and Graph Theory	Theory Only	1.0	3	1	0	0	4.0		

		Discipline Co	ore						
sl.no	Course Code	Course Title	Course Type	Ver sio n	L	т	Р	J	Credits
1	BCSE202L	Data Structures and Algorithms	Theory Only	1.0	3	0	0	0	3.0
2	BCSE202P	Data Structures and Algorithms Lab	Lab Only	1.0	0	0	2	0	1.0
3	BCSE203E	Web Programming	Embedded Theory and Lab	1.0	1	0	4	0	3.0
4	BCSE204L	Design and Analysis of Algorithms	Theory Only	1.0	3	0	0	0	3.0
5	BCSE204P	Design and Analysis of Algorithms Lab	Lab Only	1.0	0	0	2	0	1.0
6	BCSE205L	Computer Architecture and Organization	Theory Only	1.0	3	0	0	0	3.0
7	BCSE301L	Software Engineering	Theory Only	1.0	3	0	0	0	3.0
8	BCSE301P	Software Engineering Lab	Lab Only	1.0	0	0	2	0	1.0
9	BCSE302L	Database Systems	Theory Only	1.0	3	0	0	0	3.0
10	BCSE302P	Database Systems Lab	Lab Only	1.0	0	0	2	0	1.0
11	BCSE303L	Operating Systems	Theory Only	1.0	3	0	0	0	3.0
12	BCSE303P	Operating Systems Lab	Lab Only	1.0	0	0	2	0	1.0
13	BCSE304L	Theory of Computation	Theory Only	1.0	3	0	0	0	3.0
14	BCSE305L	Embedded Systems	Theory Only	1.0	3	0	0	0	3.0
15	BCSE306L	Artificial Intelligence	Theory Only	1.0	3	0	0	0	3.0
16	BCSE307L	Compiler Design	Theory Only	1.0	3	0	0	0	3.0
17	BCSE307P	Compiler Design Lab	Lab Only	1.0	0	0	2	0	1.0
18	BCSE308L	Computer Networks	Theory Only	1.0	3	0	0	0	3.0
19	BCSE308P	Computer Networks Lab	Lab Only	1.0	0	0	2	0	1.0
20	BCSE309L	Cryptography and Network Security	Theory Only	1.0	3	0	0	0	3.0
21	BCSE309P	Cryptography and Network Security Lab	Lab Only	1.0	0	0	2	0	1.0

	Specialization Elective										
sl.no	Course Code	Course Title	Course Type	Ver sio	L	т	Ρ	J	Credits		
				n							
1	BCSE310L	IoT Architectures and Protocols	Theory Only	1.0	3	0	0	0	3.0		
2	BCSE311L	Sensors and Actuator Devices	Theory Only	1.0	2	0	0	0	2.0		
3	BCSE311P	Sensors and Actuator Devices Lab	Lab Only	1.0	0	0	2	0	1.0		

	Specialization Elective										
4	BCSE312L	Programming for IoT Boards	Theory Only	1.0	2	0	0	0	2.0		
5	BCSE312P	Programming for IoT Boards Lab	Lab Only	1.0	0	0	2	0	1.0		
6	BCSE313L	Fundamentals of Fog and Edge Computing	Theory Only	1.0	3	0	0	0	3.0		
7	BCSE314L	Privacy and Security in IoT	Theory Only	1.0	3	0	0	0	3.0		
8	BCSE315L	Wearable Computing	Theory Only	1.0	3	0	0	0	3.0		
9	BCSE316L	Design of Smart Cities	Theory Only	1.0	3	0	0	0	3.0		

	Projects and Internship											
sl.no	Course Code	Course Title	Course Type	Ver	L	т	Р	J	Credits			
				sio								
				n								
1	BCSE399J	Summer Industrial Internship	Project	1.0	0	0	0	0	1.0			
2	BCSE497J	Project - I	Project	1.0	0	0	0	0	3.0			
3	BCSE498J	Project - II / Internship	Project	1.0	0	0	0	0	5.0			
4	BCSE499J	One Semester Internship	Project	1.0	0	0	0	0	14.0			

		<b>Open Elective</b>							
sl.no	Course Code	Course Title	Course Type	Ver sio n	L	т	Ρ	J	Credits
1	BCSE355L	AWS Solutions Architect	Theory Only	1.0	3	0	0	0	3.0
2	BHUM201L	Mass Communication	Theory Only	1.0	3	0	0	0	3.0
3	BHUM202L	Rural Development	Theory Only	1.0	3	0	0	0	3.0
4	BHUM203L	Introduction to Psychology	Theory Only	1.0	3	0	0	0	3.0
5	BHUM204L	Industrial Psychology	Theory Only	1.0	3	0	0	0	3.0
6	BHUM205L	Development Economics	Theory Only	1.0	3	0	0	0	3.0
7	BHUM206L	International Economics	Theory Only	1.0	3	0	0	0	3.0
8	BHUM207L	Engineering Economics	Theory Only	1.0	3	0	0	0	3.0
9	BHUM208L	Economics of Strategy	Theory Only	1.0	3	0	0	0	3.0
10	BHUM209L	Game Theory	Theory Only	1.0	3	0	0	0	3.0
11	BHUM210E	Econometrics	Embedded Theory and Lab	1.0	2	0	2	0	3.0
12	BHUM211L	Behavioral Economics	Theory Only	1.0	3	0	0	0	3.0
13	BHUM212L	Mathematics for Economic Analysis	Theory Only	1.0	3	0	0	0	3.0
14	BHUM213L	Corporate Social Responsibility	Theory Only	1.0	3	0	0	0	3.0
15	BHUM214L	Political Science	Theory Only	1.0	3	0	0	0	3.0
16	BHUM215L	International Relations	Theory Only	1.0	3	0	0	0	3.0
17	BHUM216L	Indian Culture and Heritage	Theory Only	1.0	3	0	0	0	3.0
18	BHUM217L	Contemporary India	Theory Only	1.0	3	0	0	0	3.0
19	BHUM218L	Financial Management	Theory Only	1.0	3	0	0	0	3.0
20	BHUM219L	Principles of Accounting	Theory Only	1.0	3	0	0	0	3.0
21	BHUM220L	Financial Markets and Institutions	Theory Only	1.0	3	0	0	0	3.0
22	BHUM221L	Economics of Money, Banking and Financial Markets	Theory Only	1.0	3	0	0	0	3.0

		Open Elective							
23	BHUM222L	Security Analysis and Portfolio Management	Theory Only	1.0	3	0	0	0	3.0
24	BHUM223L	Options , Futures and other Derivatives	Theory Only	1.0	3	0	0	0	3.0
25	BHUM224L	Fixed Income Securities	Theory Only	1.0	3	0	0	0	3.0
26	BHUM225L	Personal Finance	Theory Only	1.0	3	0	0	0	3.0
27	BHUM226L	Corporate Finance	Theory Only	1.0	3	0	0	0	3.0
28	BHUM227L	Financial Statement Analysis	Theory Only	1.0	3	0	0	0	3.0
29	BHUM228L	Cost and Management Accounting	Theory Only	1.0	3	0	0	0	3.0
30	BHUM229L	Mind, Embodiment and Technology	Theory Only	1.0	3	0	0	0	3.0
31	BHUM230L	Health Humanities in Biotechnological Era	Theory Only	1.0	3	0	0	0	3.0
32	BHUM231L	Reproductive Choices for a Sustainable Society	Theory Only	1.0	3	0	0	0	3.0
33	BHUM232L	Introduction to Sustainable Aging	Theory Only	1.0	3	0	0	0	3.0
34	BHUM233L	Environmental Psychology	Theory Only	1.0	3	0	0	0	3.0
35	BHUM234L	Indian Psychology	Theory Only	1.0	3	0	0	0	3.0
36	BHUM235E	Psychology of Wellness	Embedded	1.0	2	0	2	0	3.0
			Theory and Lab						
37	BMG1108L	Entrepreneurship	I heory Only	1.0	3	0	0	0	3.0
38	BSTS301P	Advanced Competitive Coding - I	Soft Skill	1.0	0	0	3	0	1.5
39	BSTS302P	Advanced Competitive Coding - II	Soft Skill	1.0	0	0	3	0	1.5

		Bridge Course							
sl.no	Course Code	Course Title	Course Type	Ver	L	т	Ρ	J	Credits
				sio n					
1	BENG101N	Effective English Communication	Lab Only	1.0	0	0	4	0	2.0

	Non-graded Core Requirement											
sl.no	Course Code	Course Title	Course Type	Ver	L	т	Р	J	Credits			
				sio								
				n								
1	BCHY102N	Environmental Sciences	Online Course	1.0	0	0	0	0	2.0			
2	BCSE101N	Introduction to Engineering	Project	1.0	0	0	0	0	1.0			
3	BHUM101N	Ethics and Values	Online Course	1.0	0	0	0	0	2.0			
4	BSSC101N	Essence of Traditional Knowledge	Online Course	1.0	0	0	0	0	2.0			
5	BSSC102N	Indian Constitution	Online Course	1.0	0	0	0	0	2.0			

BCHY101L	Engineering Chemistry		-	-	<u> </u>
		L	I	Р	C
		3	0	0	3
Pre-requisite	NIL S	yllat	ous y	versi	ion
			1.0		
Course Objecti	Ves				
1. To enable st	tudents to have fundamental understanding of the basic con	cepts	s of e	differ	ent
	of chemistry.				
2. To provide a	avenues for learning advanced concepts from school to univer-	ersity	, 	_	
3. To empower	r students with emerging concepts in applied chemistry to be	e use	tui ir	1	
	analytical and computational ability with experimental skills	to cr	ooto		
individuals of	competent in basic science and its by product of its application	10 01	calc		
5 To offer on	ortunities to create nathways for self-reliant in terms of know	ileda	e ar	hd	
higher learn	ing	neug	cai	iu.	
Course Outcon	nes :				
1 Understand	the fundamental concepts in organic inorganic physica	l ar	d a	nalvt	ical
chemistry.	the fandamental concepte in ergame, mergame, prijelee	ii, ai	u u	incity e	ieai
2. Analyze the	principles of applied chemistry in solving the societal issues	s.			
3. Apply chem	nical concepts for the advancement of materials.				
4. Appreciate	the fundamental principles of spectroscopy and the related a	applic	catio	ns.	
5. Design ne	w materials, energy conversion devices and new pr	otect	ive	coa	ting
techniques.					-
Module:1 Che	mical thermodynamics and kinetics			6 ho	urs
Laws of thermo	dynamics - entropy change (selected processes) – spontane	eity o	fac	hem	ical
reaction and Gil	obs free energy - heat transfer; Kinetics - Concept of activation	ation	ene	ergy a	and
energy barrier -	Arrhenius equation- effect of catalysts (homo and heteroger	ieous	s) –	Enzy	me
catalysis (Micha	elis-Menten Mechanism).				
Module:2 Met	al complexes and organometallics			6 ho	urs
Inorganic comp	lexes - structure, bonding and application; Organometallic	s —	intro	duct	ion,
stability, structu	re and applications of metal carbonyls, ferrocene and G	irigna	ard i	reage	ent;
Metals in biology	y (haemoglobin, chlorophyll- structure and property).				
Module:3 Org	anic intermediates and reaction transformations			6 ho	urs
Organic interme	ediates - stability and structure of carbocations, carbanio	ns a	ndı	radic	als;
Aromatics (arom	naticity) and heterocycles (3, 4, 5, 6 membered and fused s	yster	ns);	Orga	anic
transformations	for making useful drugs for specific disease targets (two	exa	mpl	es) a	and
dyes (addition, e	elimination, substitution and cross coupling reactions).				
Module:4 Ene	rgy devices	<u> </u>		<u>6 ho</u>	urs
Electrochemical	and electrolytic cells – electrode materials with examples (s	emi-	conc	lucto	rs),
electrode-electro	blyte interface- chemistry of Li ion secondary batteries, supe	rcap	acito	ors; ⊦	uel
cells: H <sub>2</sub> -O <sub>2</sub> and	I solid oxide fuel cell (SOFC); Solar cells - photovoltaic cel	I (SIII	con	base	ea),
Modulo:5 Euro				7 6 0	
Widde of AP	AB ABO tupo (aposifio exemplos): Compositos tupos	0.000		/ no	
Dalumara there	$AB_2$ , $ABO_3$ type (specific examples); Composites - types	and	n pro	реп	ies;
	noseumy and mermoplastic polymers – synthesis and appli aducting polymers, polyacetylong and effect of doping – she	mist	н (1 гу сі	ErLU	JIN,
devices specific	to OLEDs: Nano materials – introduction, bulk vs page (our	antur	ny Ul n da	i uisf	nay
down and bottor	n-un approaches for synthesis, and properties of papo Au	antul	n uu	, is j, i	.op-
Module:6 Sne	ctroscopic diffraction and microscopic techniques			5 ho	urs
Fundamental c	oncents in spectroscopic and instrumental techniques	· Pr	incir		and
applications of L	IV-Visible and XRD techniques (numericals): Overview of va	, i i Irious	tec	hnia	ues
such as AAS IR	NMR. SEM and TEM			q	
Module:7 Indu	ustrial applications			7 ho	urs

Water purification methods - zeolites, ion-exchange resins and reverse osmosis; Fuels and combustion -LCV, HCV, Bomb calorimeter (numericals), anti-knocking agents); Protective coatings for corrosion control: cathodic and anodic protection - PVD technique; Chemical sensors for environmental monitoring - gas sensors; Overview of computational methodologies: energy minimization and conformational analysis.

Mod	lule:8	Contemporary topics				2 hours		
Gue	Suest lectures from Industry and Research and Development Organizations							
000	Total Lecture hours: 45 hours							
				rotar 20		-to notice		
Text	tbook				ł			
1.	Theo	dore E. Brown, H Euge	ne, LeMay Brud	ce E. Bursten	, Catherine M	urphy, Patrick		
	Wood	lward, Matthew E. Stoltz	zfus, Chemistry:	The Central	Science, 2017	, 14th edition,		
	Pears	on Publishers, 2017. Uk	<					
Refe	erence	Books						
1.	Peter	Vollhardt, Neil Schore,	Organic Chemis	stry: Structure	and Function,	2018, 8th ed.		
	WHF	reeman, London	-	-				
2.	Atkins	s' Physical Chemistry: I	nternational, 20	18, Eleventh	edition, Oxfe	ord University		
	Press	; UK				-		
3.	Colin	Banwell, Elaine McCasl	h, Fundamentals	s for Molecula	ar Spectroscop	y, 4th Edition,		
	McGr	aw Hill, US				-		
4.	Solid	State Chemistry and its	Applications, Ar	hthony R. We	st. 2014, 2nd	edition, Wiley,		
	UK.	-		-		-		
5.	AngÃ	le Reinders, Pierre	Verlinden, Wilf	ried van Sa	ark, Alexandre	e Freundlich,		
	Photo	voltaic solar energy: Fro	om fundamental	s to Applicati	ons, 2017, Wil	ey publishers,		
6.	UK.							
	Lawrence S. Brown and Thomas Holme. Chemistry for engineering students. 2018. 4 <sup>th</sup>							
	edition – Open access version							
Mod	Mode of Evaluation: CAT. Written assignment, Quiz and FAT							
Rec	ommer	nded by Board of	28.06.2021					
Stud	lies							
Аррі	roved b	y Academic Council	No. 63	Date	23.09.2021			

BCH	HY101P	Enginee	ring Che	mistry Lab		L	Τ	Ρ	С	
						0	0	2	1	
Pre	-requisite	NIL				Sylla	bus	vers	ion	
	1.0									
Cou	irse Objectiv	ve								
To a	apply theoret	ical knowledge gained ir	n the theo	ry course and	get hand	ls-on e	exper	ienc	e of	
the	topics.									
Cou	irse Outcom	ie :								
At th	he end of the	course the student will k	pe able to							
	1. Understa	nd the importance and	hands-on	experience d	on analysi	is of n	netal	ions	by	
	means of	experiments.		-			:			
4	<ol> <li>Get pract</li> </ol>	ical experience on syntr	nesis and	characterizati	on of the	organ	lic m	oieci	Jies	
		oir knowledge in the	iy. Armodynou	mia functions	kinatia		d m		ular	
`	5. Apply th	en knowledge in the	nte	The functions	s, kinetic	s and	u n	lolec	ulai	
Indi	cative Expe	riments	115.							
1	Thermodyn	amics functions from EN	IF measu	rements · 7inc	- Conne	r svete	m			
2	Determination of reaction rate, order and molecularity of ethylacetate hydrolysis									
3.	Colorimetric estimation of Ni <sup>2+</sup> using conventional and smart phone digital-imaging									
	methods		ing come		indit pric	5110 01	9.10.		, <u>9</u>	
4.	Laboratory	scale preparation of imp	ortant dru	ig intermediate	e - para a	minop	hend	ol for	the	
	synthesis fo	or acetaminophen		0						
5.	Magnesium	n-sea water activated	cell – E	ffect of salt	concent	ration	on	volt	age	
	generation									
6.	Analysis of	iron in an alloy sample b	by potentic	ometry						
7.	Preparation	of tin oxide by sol-gel	method a	nd its characte	erization					
8.	Size depen	dent colour variation of (	Cu <sub>2</sub> O nano	oparticles by s	pectropho	otomet	ter			
9.	Determinati	ion of hardness of wat	er sample	e by complexe	ometric tit	tration	bef	ore	and	
	after ion-exchange process									
10.	Computatio	nal Optimization of mole	ecular geo	metry using A	vogadro s	softwa	re			
L			Tot	al Laboratory	/ Hours	3	0 ho	urs		
Mod	le of assessn	nent: Mode of assessme	ent: Contin	luous assessn	nent / FAT	Г / Ora	d –			
exar	mination and	others	00.00.00	0.1						
Rec	ommended b	by Board of Studies	28.06.20	021	00.00.00	204				
Approved by Academic Council   No. 63   Date   23.09.2021										

BCSE101E	Computer Programming: Python		L	Т	Ρ	С	
<b>D</b>	N10		1	0	4	3	
Pre-requisite	equisite NIL Syllabus ver						
Course Objectiv	/05			1.0			
<ol> <li>To provide ex</li> <li>To inculcate the problems through the problems through the problem is the problem in the problem is t</li></ol>	bosure to basic problem-solving techniques using compu- ne art of logical thinking abilities and propose novel solution ugh programming language constructs.	ters. ons f	or re	eal w	orlo	k	
Course Outcom	16						
<ol> <li>Classify various algorithmic approaches, categorize the appropriate data representation, and demonstrate various control constructs.</li> <li>Choose appropriate programming paradigms, interpret and handle data using files to propose solution through reusable modules; idealize the importance of modules and packages.</li> </ol>							
Module:1 Intro	oduction to Problem Solving				1 ho	our	
Problem Solving	: Definition and Steps, Problem Analysis Chart, Develo	ping	an	Alg	orith	1m,	
Flowchart and P	seudocode.						
Module:2 Pyth	on Programming Fundamentals			2	hou	urs	
Introduction to p – Reserved Wor Functions – Imp	ython – Interactive and Script Mode – Indentation – Cor ds – Data Types – Operators and their precedence – Exp orting from Packages.	nmer oress	nts - ions	- Va 5 – B	riab uilt-	les in	
Module:3 Con	trol Structures			2	hou	urs	
Decision Making while loop, for statements.	and Branching: if, if-else, nested if, multi-way if-elif sta loop – else clauses in loops, nested loops – break,	teme conti	nts nue	– Lo ano	bopi d pa	ng: ass	
Module:4 Col	ections			3	hou	urs	
Lists: Create, Ac Tuples: Create, I replace values, (	cess, Slicing, Negative indices, List methods, List comprendent ndexing and slicing, Operations on tuples – Dictionary: C Operations on dictionaries – Sets: Creation and operation	ehen: Create Is.	sion e, ac	s – ld, a	Ind		
Module:5 Stri	ngs and Regular Expressions			2	hou	urs	
Strings: Compa Matching, Search and repl	arison, Formatting, Slicing, Splitting, Stripping – Reg ace, Patterns.	gular	E>	(pre:	ssio	ns:	
Module:6 Fun	ctions and Files			3	hou	urs	
Functions – Pa Parameters with default val arguments – Re Append and Clos	arameters and Arguments: Positional arguments, Ke ues – Local and Global scope of variables – Funct cursive Functions – Lambda Function. Files: Create, ( se – tell and seek methods.	eywoi ions Open	rd a witl , Re	argu h Ai ead,	mer rbitr Wr	nts, ary ite,	
Module:7 Mod	lules and Packages			2	hou	urs	
Built-in modules	<ul> <li>User-Defined modules – Overview of Numpy and Panc</li> </ul>	las p	acka	ages	S.		
Text Book(s)	Total Lecture h	nours	s:	15	ho	urs	
1. Eric Matthe Programmin	s, Python Crash Course: A Hands-On, Project-Basec g, 2nd Edition, No starch Press, 2019	d Intr	odu	ctior	ר to	)	
Reference Bool							
1.   Martic C Bro 2018.	wn, Python: The Complete Reference, 4th Edition, McGr	aw H	lill P	ublis	sher	·s,	
2. John V. Gu applications	ttag, Introduction to computation and programming to understanding data. 2nd Edition, MIT Press, 2016.	using	ру	thor	ר: א	/ith	

Мо	de of Evaluation: No separate eval	uation for th	neory componer	nt.			
Ind	licative Experiments						
1.	Problem Analysis Chart, Flowcha	rt and Pseu	docode Practice	es.			
2.	Sequential Constructs using Pyth	on Operato	rs, Expressions.				
3.	Branching (if, if-else, nested if, m	ulti-way if-el	lif statements) ai	nd Loopir	ng (for, while,		
	nested						
	looping, break, continue, else in loops).						
4.	List, Tuples, Dictionaries & Sets.						
5.	Strings, Regular Expressions.						
6.	Functions, Lambda, Recursive Functions and Files.						
7.	. Modules and Packages (NumPy and Pandas)						
	Total Labora	tory Hours			60 hours		
Tex	kt Book(s)						
1.	Mariano Anaya, Clean Code in F	ython: Dev	elop maintainab	le and ef	ficient code, 2 <sup>nd</sup>		
	Edition, Packt Publishing Limited,	2021.					
Reference Books							
	1. Harsh Bhasin, Python for beginners, 1 <sup>st</sup> Edition, New Age International (P) Ltd., 2019,						
1.	Harsh Bhasin, Python for beginne	ers, 1 <sup>st</sup> Editi	on, New Age Inte	ernationa	al (P) Ltd., 2019,		
1.	Harsh Bhasin, Python for beginne Mode of assessment: Continuous	ers, 1 <sup>st</sup> Editio assessmer	on, New Age Intention on the Age Intention of the Age o	ernationa	I (P) Ltd., 2019,		
1. Red	Harsh Bhasin, Python for beginne Mode of assessment: Continuous commended by Board of Studies	ers, 1 <sup>st</sup> Editio assessmer 03.07.202	on, New Age Intention Its and FAT 1	ernationa	II (P) Ltd., 2019,		
1. Rec	Harsh Bhasin, Python for beginne Mode of assessment: Continuous commended by Board of Studies proved by Academic Council	ers, 1 <sup>st</sup> Edition assessmer 03.07.202 No. 63	on, New Age Intention Ints and FAT Date	ernationa 23.09.2	ıl (P) Ltd., 2019, 021		

Pre-requisite       NIL       Sylla         Course Objectives       Image: Structure of the	2   0 bus v 1.0 ject-c	0 versi	2 01
Pre-requisite         NIL         Sylla           Course Objectives	<u>bus v</u> 1.0 ject-c ocatic	ersi	on I
Course Objectives         1. To impart the basic constructs in structured programming and ob programming paradigms.         2. To inculcate the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights and benefits in accessing memory located between the insights accessing memory loc	1.0 oject-c		
<ol> <li>To impart the basic constructs in structured programming and ob programming paradigms.</li> <li>To inculcate the insights and benefits in accessing memory location.</li> </ol>	ject-c ocatic		
<ol> <li>To impart the basic constructs in structured programming and ob programming paradigms.</li> <li>To inculcate the insights and benefits in accessing memory logication.</li> </ol>	ocatio		l
2. To inculcate the insights and benefits in accessing memory lo	ocatio	rien	tea
implementing real world problems.		ns	by
3. To help solving real world problems through appropriate programming pa	aradig	ms.	
Course Outcome			
At the end of the course, students should be able to:			
<ol> <li>Understand different programming language constructs and decistatements; manipulate data as a group.</li> <li>Recognize the application of modular programming approach; create and the second seco</li></ol>	ision-	mak dofir	ing Ded
data types and idealize the role of pointers.		uom	
3. Comprehend various elements of object-oriented programing paradig	gm; p	ropo	se
solutions through inheritance and polymorphism; identify the appro	opriat	e d	ata ing
techniques	Jiogra		ng
Module:1 C Programming Fundamentals	2	ho	urs
Variables - Reserved words - Data Types - Operators - Operator Pr	reced	ence	<b>-</b> •
Expressions - Type Conversions - I/O statements - Branching and Looping: if, if-	-else,	nes	ted
if, if-else ladder, switch statement, goto statement - Loops: for, while and dow	vhile -	– bre	eak
and continue statements.			
Module:2 Arrays and Functions	4	ho	urs
Arrays: One Dimensional array - Two-Dimensional Array - Strings and its oper	ration	s. U	ser
Defined Functions: Declaration - Definition - call by value and call by reference	е - Т	ypes	s of
Functions - Recursive functions - Storage Classes - Scope, Visibility and	Life	ime	of
Variables.			
		-	
Module:3   Pointers	4	hou	ırs
Declaration and Access of Pointer Variables, Pointer arithmetic – Dynamic memo	ory		
allocation – Pointers and arrays - Pointers and functions.			
Module:4 Structure and Union	2	ho	urs
Declaration. Initialization. Access of Structure Variables - Arrays of Structure - Ar	rravs	with	in
Structure - Structure within Structures - Structures and Functions - Pointers to S	Structu	ire -	
Medule:5 Overview of Object Oriented	_	hai	Irc
Programming	5		11 S
Features of OOP - Classes and Objects - "this" pointer - Constructors and C	Dostri	ictor	·
Static Data Members, Static Member Functions and Objects - Inline Function	ns –	Call	hv
reference - Functions with default Arguments - Functions with Objects as Argum	ents -	Frie	and
Functions and Friend Classes.			
Module:6 Inheritance	5	ho	ırs
Inheritance - Types of Inheritance: Single inheritance, Multiple Inheritance	e, Mu	lti-le	vel

Inheritan	ice	, Hierarchical Inheritance - N	/lultipath Inher	itance -	Inheritance and constructors.				
Module:	:7	Polymorphism			4 hours				
Function	O I	verloading - Operator Overlo	ading – Dynar	nic Poly	morphism - Virtual Functions -				
Pure virt	ual	Functions - Abstract Classe	S.						
Module:	8	Generic Programming			4 hours				
Function	ı te	mplates and class templates	, Standard Te	mplate L	₋ibrary.				
		Tot	al Lecture ho	urs:	30 hours				
Text Book(s)									
1. Hert 2017	ber 7	Schildt, C: The Complete	Reference, 4	4 <sup>th</sup> Editio	on, McGraw Hill Education,				
2. Hert 2017	<ol> <li>Herbert Schildt, C++: The Complete Reference, 4<sup>th</sup> Edition, McGraw Hill Education, 2017.</li> </ol>								
Referen	се	Books							
1. Yasl	ha∖	/ant Kanetkar, Let Us C: 17 <sup>th</sup>	Edition, BPB	Publicai	tons, 2020.				
2. Stanley Lippman and Josee Lajoie, C++ Primer, 5 <sup>th</sup> Edition, Addison-Wesley publishers,									
2012	2.								
Mode of	Εv	aluation: CAT / Written Assig	gnment / Quiz	/ FAT / I	Project.				
Recomm	nen	ded by Board of Studies	03.07.2021						
Approved by Academic Council No. 63 Date 23.09.2021									

#### Item 63/8 - Annexure - 5

BCSE102P	Structured and Obje	ct-Oriente	d Progra	mming Lab	L	Т	Ρ	С
	-				0	0	4	2
Pre-requisite	NIL				Syllab	us '	vers	ion
						1.0	)	
Course Objectiv	es							
1. To impart	the basic constructs in	structured	orogramn	ning and obj	ject-ori	ente	ed	
programm	ning paradigms.							
2. To inculca	ate the insights and bene	etits in acces	ssing mei	mory location	ns by			
implemen 3 To solvo r	ting real world problems.	ah appropri	ato progr	amming par	odiama			
5. TU SUIVE I		gri appropri	ale plogi	anning para	auigina	<b>.</b>		
Course Outcome	6							
At the end of the	course, students should l	be able to:						
1. Understar	nd different programm	ing langua	ae cons	structs and	decis	sion	-mał	kina
statement	s; manipulate data as a g	group.	5					3
2. Recognize	e the application of modul	ar program	ning appr	oach; create	usero	defir	ned c	lata
types and	idealize the role of point	ers.						
3. Comprehe	end various elements c	of object-ori	ented pr	ograming pa	aradig	m;	prop	ose
solutions t	hrough inheritance and p	olymorphisi	n; identify	/ the appropr	riate da	ata s	truc	ture
for the giv	en problem and devise s	olution usin	g generio	c programmi	ng			
technique	S.							
	Indicati	ve Experim	nents					
1. Programs us	ing basic control structure	es. branchir	and loc	ping				
2. Experiment t	he use of 1-D, 2-D arrays	and strings	and Fun	ictions				
3. Demonstrate	the application of pointe	rs						
4. Experiment s	tructures and unions							
5. Programs on	basic Object-Oriented P	rogramming	construc	xts.				
6. Demonstrate	various categories of inh	neritance						
7. Program to a	pply kinds of polymorphis	sm.						
8. Develop gene	eric templates and Stand	ard Templa	te Librarie	es.				
		Т	otal Labo	oratory Hours	s   60	houi	ſS	
Text Book(s)								
1. Robert C. Se	1. Robert C. Seacord, Effective C: An Introduction to Professional C Programming,							
1 <sup>st</sup> Edition, No Starch Press, 2020.								
Keterence Book	(S)				at 10			h.
1. Vardan Grigo	oryan and Snunguang Wi	I, Expert C+		ne a proticiei		Iram	mer	ру
Backt Dublick	Dealth Dublishing Limited 2020							
Add of assessment: Continuous assessments and EAT								
Recommended h	v Roard of Studies		<u>71.</u> 1					
Approved by Aca	demic Council	No 63	Date	23 09 2021				
, pproved by Aca		110.00	Duit	20.00.2021				

B	CSE103E		L	Т	Ρ	С			
			1	0	4	3			
Pre-	requisite	Sy	llab	us v	ersi	ion			
1.0									
Course Objectives:									
·	1. To introduc	e the core language features of Java and understand	the f	und	ame	ntals	s of		
	Object -Ori	ented programming in Java.							
	2. To develop	the ability of using Java to solve real world problems							
Cou	rse Outcome	•							
	e end of this o	ourse students should be able to:							
-	I. Understand	basic programming constructs; realize the fund	lamen	tals	of	Obj	ect		
	Orientated	Programming in Java; apply inheritance and in	erface	e co	once	pts	for		
	enhancing	code reusability.				-			
2	2. Realize the	e exception handling mechanism; process data wit	nin file	es a	nd u	ise	the		
	data structi	ures in the collection framework for solving real world	proble	ms					
Mod	lule:1 Java	a Basics			2	ho	urs		
OOF	P Paradigm - I	Features of Java Language - JVM - Bytecode - Java	prog	am	stru	ctur	e —		
Basi	c programmir	ng constructs - data types - variables – Java na	ming	cor	ivent	tions	; -		
oper	ators.								
		oping Constructs and Arrays			2	nou	Jrs		
	itrol and loop	Strings Wrapper classes	multi-	aim	ensi	onai	-		
enna		- Stilligs - Wiapper classes.							
	lule:3 Clas	ses and Objects	hiaata	0.00	2	nou	urs		
obio	s runuamenta	als – Access and non-access specifiers - Declaring c	bjects	and	as:	signi sf "th	ng vie"		
and	"static" keywo	rds	1015 -	u50	iye c	<i>n</i> u	15		
Moc	lule:4 Inh	eritance and Polymorphism			3	ho	urs		
Inhe	ritance - type	s use of "super" final keyword - Polymorphism	– Ov	erlo	adin	a ai	nd		
Ove	rriding - abstra	ict class – Interfaces.				0			
Mod	lule:5 Pac	kages and Exception Handling			2	ho	urs		
Pad	ckages: Creati	ng and Accessing - Sub packages.							
Exc	ception Handlin	ng - Types of Exception - Control Flow in Exceptions	Use	of tr	y, ca	tch,			
fina	ally, throw, thro	ws in Exception Handling - User defined exceptions.							
Moc	lule:6   IO St	reams and Files			2	hou	urs		
Java	a I/O streams	S – FileInputStream & FileOutputStream – FileF	eader	ă.		vvri	ier-		
Data	Inpulstream	Contraction and Desorialization	ereac	uip	นเอเ	ean	1 -		
Mod		ction Framework			2	ho	urs		
Gen	eric classes a	ad methods - Collection framework: List and Map					113		
		<b>T</b> ( 11 ( )							
		Total Lecture hours:			15	nou	urs		
Tex	t Book(s)								
1.	Y. Daniel Lia	ang, "Introduction to Java programming" - compre	hensi	ve '	versi	on-1	11 <sup>th</sup>		
	Edition, Pears	on publisher, 2017.							
Refe	erence Books								
1.	Herbert Schile	tt , The Complete Reference -Java, Tata McGraw-Hil	publi	sher	·, 10'	11			
	Edition, 2017		- th	a -1''		004			
2	Cay Horstman	n, Big Java, 4th edition, John Wiley & Sons publish	er, 5"	edi	tion,	201	5		
3	E.Balagurusa	my, Programming with Java , Lata McGraw-Hill publ	sners	, 0``	ear	uon,			
	2019								

Mode of Evaluation: No separate eval	luation for theory component.
--------------------------------------	-------------------------------

#### Indicative Experiments

- 1. Programs using sequential and branching structures.
- 2. Experiment the use of looping, arrays and strings.
- 3. Demonstrate basic Object-Oriented programming elements.
- 4. Experiment the use of inheritance, polymorphism and abstract classes.
- 5. Designing packages and demonstrate exception handling.
- 6. Demonstrate the use of IO streams, file handling and serialization.
- 7. Program to discover application of collections. Total Laboratory Hours 60 hours

#### Toxt Book(c)

Text	BOOK(S)				
1.	Marc Loy, Patrick Niemeyer and Daniel Leuck, Learning Java, O'Reilly Media, Inc.,				
	5 <sup>th</sup> Edition, 2020.				
Potoroneo Books					

#### Reference Books

			1 m 1 m
	Java, BPB Publications, 1 <sup>st</sup> Edition, 2	020.	
1.	Dhruti Shah, 100+ Solutions in Java:	A Har	nds-On Introduction to Programming in

Mode of assessment: Continuous assessments and FAT						
Recommended by Board of Studie	03.07.2021					
Approved by Academic Council	No. 63	Date	23.09.2021			

Cou	Course Code Course Title L T P C						С		
BEE	E102L	<b>Basic Electrical and Electronics Engineering</b>		3	0	0	3		
Pre-	requisite	NIL	Syl	labı	is v	ersi	on		
					1.0				
Cou	rse Objective	es							
1. Fa	amiliarize with	various laws and theorems to solve electric and electro	nic ci	rcui	ts				
2. P	rovide an ove	rview on working principle of machines							
3. E	xcel the conce	epts of semiconductor devices, op-amps and digital circu	uits						
Cou	Course Outcomes								
Ond	completion of	the course, the students will be able to:							
1. E <sup>,</sup>	valuate DC ar	nd AC circuit parameters using various laws and theorer	ns						
2. C	omprehend th	e parameters of magnetic circuits							
3. C	lassify and co	mpare various types of electrical machines and its appli	catior	าร					
4. D	esign basic co	ombinational circuits in digital system							
5. A	nalyze the cha	aracteristics and applications of semiconductor devices							
Maa		incuito				<u> </u>			
		Arcuits			1	no	Jrs		
Basi	C CIRCUIT EIE	ments and sources; Ohms law; Kirchhoff's laws; S	series	ar . Na	ID I	Jara	llei		
conr	Neise Theorem	ult elements; Star-delta transformation; Mesh current and	alysis	; INC	ae	VOITE	ige		
theo	ysis, Theorem	ns. Thevenin's, Maximum power transfer and Superpo	551101	I					
Mod	Module:2 AC Circuits 8 hours								
Alte	mating voltag	es and currents RMS, average, maximum values. Sin	ale P	has	e R		C.		
RLC	series circui	ts. Power in AC circuits. Power Factor. Three phase	balar	nceo	l sv	ster	ns.		
Star	and delta Co	nnections, Electrical Safety, Fuses and Earthing.			,		,		
Mod	lule:3   Magı	netic Circuits			7	ho	urs		
Mag	netic field; To	roidal core: Flux density, Flux linkage; Magnetic circuit	with	airg	jap;				
Relu	ictance in ser	es and parallel circuits; Self and mutual inductance; Tra	insfor	mer	: tur	n rə	tio		
dete	rmination.								
Mod	lule:4   Elect	rical Machines		_	7	ho	Jrs		
Con	struction, wor	king principle and applications of DC Machines, Transfe	ormer	s, I	hree	Э			
pnas	se induction	motors, synchronous generators, single phase inducti	on m	OTO	'S, 8	spec	lai		
Mod		al Systems			7	ho	Ire		
Bina	ry arithmetic	Number base, conversion: Boolean, algebra: simplifica	tion	of F		220	511		
func	tions using K	-maps: Logic gates: Design of basic combinational circ	cuits:	ado	lers	Jan			
mult	iplexers, de-n	nultiplexers.	Junto.	uut	1010,	1			
Mod	lule:6 Semi	conductor Devices and Applications			7	ho	urs		
Cha	racteristics: P	N junction diode, Zener diode, BJT, MOSFET; Applicati	ons:	Rec	tifie	r,			
Volta	age regulator,	Operational amplifier.							
Mod	lule:7 Cont	emporary Issues			2	ho	urs		
		Total Lecture hours:			45	ho	urs		
Text	Books			- 41-					
1	1 Allan R. Hambley, "Electrical Engineering -Principles & Applications", 2019, 6 <sup>th</sup> Edition, Pearson Education								
2	V. D. Toro, E	Electrical Engineering Fundamentals, 2 <sup>nd</sup> edition. PHI, 20	014						
Refe	erence Books		-1		4 th				
1	1 R. L. Boylestad and L. Nashelsky, Electronic Devices and Circuit Theory, 11 <sup>th</sup> edition.								

	Pearson, 2012					
2	DP Kothari & Nagrath, "Basic Electric Engineering", 2019, Tata McGraw Hill					
Rec	ommended by Board of Studies	28-05-20	)22			
Арр	roved by Academic Council	No. 67	Date	08-08-2022		

Course code Course Title						L	TF	<b>, C</b>	
BEI	EE102P	Basic Electrical a	nd Electron	ics Engir	neering Lab	)	0	0 2	2 1
Pre	-requisite	Nil				Syll	abu	s ver	sion
							1	.0	
Οοι	urse Objectiv	е							
1.	Design and so	olve the fundamental ele	ectrical and e	electronics	s circuits				
	-								
Cοι	Course Outcomes								
1.	Identify appro	priate method of solving	g the fundam	ental elec	ctrical and el	lectro	nics	circu	uits
2.	Design and co	onduct experiments on	electrical and	d electron	ics circuits				
Exp	eriments (Ind	dicative)							
1	Verification	of Kirchoff's law	·						
2	Verification of Maximum Power Transfer Theorem								
3	Staircase wiring circuit layout for multi storage building								
4	Lamp dimmer circuit (Darlington pair circuit using transistors) used in cars.								
5	Measureme	nt of Earth resistance u	sing Megger						
6	Sinusoidal s	teady state response of	f RLC circuit	S					
7	Three phase	e power measurement f	or ac loads						
8	Design of ha	alf-adder and full-adder	digital circuit	ts					
9	Synthesis of	8x1 multiplexer and 1x	8 de-multiple	exers					
10	Characterist	ics of PN diode and act	s as switch						
11	Realization	of single-phase rectifier	·						
12	Design of re	gulated power supply u	sing Zener c	liode.					
13	Characterist								
14	Characterist	ICS OF BJI			_				
15	Measureme	nt of energy using singl	e-phase ene	rgy meter					
16	Measureme	nt of power in a 1-phase	e circuit by u	singCis	and PIS				
	Total Laboratory Hours 20 hours								
Mod	to of assessm	ent: Continuous assos	ment FAT		σι αισι γ ΠΟ	ui 5	30	nour	3
Rec	Pocommonded by Roard of Studios 29 05 2022								
Apr	proved by Aca	demic Council	No. 67	- Date	08-08-202	2			

BENG101L Technical English Communication					Т	Ρ	С	
				2	0	0	2	
Pre-requis	ite	NIL	Syll	abu	s ve	ersi	on	
					1.0			
Course Ob	ojective	25:						
1. To a	develop	LSRW skills for effective communication in profession	al situ	atio	ns			
2. To e	enhanc	e knowledge of grammar and vocabulary for meaningfu	l com	mu	nica	tion		
3. 101	underst	and information from diverse texts for effective technica	al com	ımu	nica	tion		
Course Ou	Course Outcomes:							
	1 Use grammar and vocabulary appropriately while writing and speaking							
2 Apr	ly the <i>i</i>	concepts of communication skills in formal and informal	situat	ion	2			
3 Der	nonstra	ate effective reading and listening skills to synthesize ar	nd dra	aw i	ntell	iaen	nt	
infe	rences				non	goi		
4. Writ	te cleai	ly and significantly in academic and general contexts						
Module:1	Intro	duction to Communication			4 hc	ours	;	
Nature and	Proce	ss - Types of communication: Intra-personal Interperso	nal (	rou	n_\/	arha	1	
and non-ve	rbal co	mmunication / Cross-cultural Communication - Commu	nicati	on F	p-ve }arri	ers		
and Essent	tials of	good communication - Principles of Effective Communic	cation	S	Jam	010		
Module:2	Gran	nmatical Aspects	Jation	<u> </u>	4 ho	ours	;	
Sentence F	Pattern	- Modal Verbs - Concord (SVA) - Conditionals - Error de	etectio	on				
Module:3	Writt	en Correspondence			4 hc	ours	;	
Job Applica	ation Le	etters - Resume Writing - Statement of Purpose						
Module:4 Business Correspondence					4 hours		;	
Business L	etters:	Calling for Quotation, Complaint & Sales Letter - Memo	o - Mir	nute	s of			
Meeting - Describing products and processes								
Module:5	Profe	essional Writing			4 hc	ours	;	
Paraphrasi	ng & S	ummarizing - Executive Summary - Structure and Types	s of P	rop	osal	-		
Recommer	idation	S D. 11.11. O. Las desettis Ol.111.						
Module:6	lean	n Building & Leadership Skills	) a safi i a		4 nc	ours	5	
Manageme	or Lead	ersnip - Team Leadersnip Model - Negolialion Skills - C	onnic	i				
Module:7		arch Writing			1 hc	ure		
Interpreting		nalvsing a research article - Approaches to Review Pan	or W	ritin	<del>ין ווע</del> ר -	Juis	•	
Structure of	f a rese	earch article - Referencing			9 -			
Module:8	Gues	at Lecture from Industry and R&D organizations			2 hc	ours		
Contempor	any lee							
Contempor	ary 155							
		Total Lecture ho	urs:	3	30 h	our	S	
Text Book	(s)							
1. Raman	n, Meer	akshi & Sangeeta Sharma. (2015). Technical Commur	nicatio	on: I	Princ	ciple	s	
and Pro	<u>actice,</u>	(3 <sup>rd</sup> Edition). India: Oxford University Press.						
Reference	Books	Chandra M (2010) Communication for Dusing on A	D		A		- /-	
1.   Taylor, 4 <sup>th</sup> Edit	Snirley	/ & Chandra .V. (2010). Communication for Business A	Praci	icai	Арр	oroa	cn	
2. Kumar	. Sania	v & Pushpalatha, (2018). <i>English Language and Comm</i>	unica	tion	Ski	lls fr	or	
Engine	ers. In	dia: Oxford University Press.	annoa		0101		,,	
3. Koneru	I Aruna	. (2020). English Language Skills for Engineers. India: N	McGra	aw I	Hill			
	ION. Λ Δείου	raf (2018) Effective Technical Communication 2 <sup>nd</sup> Editiv		her	noi:			
McGra	w Hill E	Education.		len	Idl.			
5. Mishra	, Sunith	na & Muralikrishna,C. (2014). Communication Skills for	Engin	eer	s. In	dia:		
Pearso	n Educ	cation.						

6. Watkins, P. (2018). *Teaching and Developing Reading Skills: Cambridge Handbooks for Language teachers*. India: Cambridge University Press.

Mode of Evaluation : CAT / Assignment / Quiz / FAT / Group Discussion							
Recommended by Board of Studies 28.06.2021							
Approved by Academic Council	No. 63	Date	23.09.2021				

BEN	G101P	Technical En	glish Comr	nunicati	on Lab		L	Т	Ρ	С
					0	0	2	1		
Pre-r	requisite	NIL				Syl	labı	is v	ersi	on
	-							1.0		
Cour	se Objectiv	es:								
1. To	use approp	riate grammatical struct	ures in profe	essional o	communicat	ion				
2. To	improve En	glish communication sk	ills for better	employa	ability					
3.To	enhance me	aningful communicatior	n skills in wri	ting and	public spea	king				
Cour	se Outcom	es:								
1.Dei	monstrate pr	ofessional rhetoric and	articulate ide	eas effec	tively					
2. Int	erpret mater	ial on technology and d	eliver eloque	ent prese	ntations					
3. Ap	ply receptive	e and productive skills i	n real life sit	uations a	and develop	work	plac	ce		
comr	nunication									
Indic	ative Exper	iments								
1.	Grammar &	& Vocabulary								
	Error Detec	ction								
	Activity: -V	Vorksheets								
2.	Listening t	o Narratives								
	Interviews of	of eminent personalities	& Ted Talks	5						
	Activity: Li	stening Comprehensior	n / Summaris	sing						
3.	Video Resume									
	SWOT Ana	lysis & digital resume te	echniques							
	Activity: Preparing a digital résumé for mock interview									
4.	Product &	Process Description								
	Describing	and Sequencing								
_	Activity: D	emonstration of product	and proces	SS						
5.		ungs								
	Types of m	eetings and meeting eti	quette		of the mee	41.00.00				
6	Activity: C	onduct of meetings an	id drafting	minutes	of the mee	ung				
0.	Scientific of	nd Tophnical articles								
		riting Literature review								
7	Activity. W	Pooding								
/.	Case Studi	es on Communication	Toom Buildir	na and L	aadarshin					
		roup Discussion		IY and L	eauership					
8	Presentation	ns								
0.	Prenaring (	Conference/Seminar na	ner							
	Activity: In	dividual/ Group present	tations							
9	Intensive I	istening								
0.	Scientific de	ocumentaries								
	Activity: N	ote taking and Summar	isina							
10	Interview S	Skills	lonig							
10.	Interview a	uestions and techniques	5							
	Activity: Mock Interviews									
	Total Laboratory Hours 30 hours									
Mode	Mode of Assessment: Continuous Assessment / FAT / Written Assignments / Quiz/ Oral									
Prese	Presentation and Group Activity.									
Reco	mmended b	y Board of Studies	28.06.2021							
Appr	oved by Aca	demic Council	No. 63	Date	23.09.202	21				

BENG102P	)	Technical Report Writing						
			∎o∎o 2 11					
Pre-requisi	te	Technical English Communication	Syllabus version					
			1.0					
Course Obj	jectiv	es:						
1. To augme	ent sp	ecific writing skills for preparing technical reports						
2 To think (	2 To think critically evaluate analyse general and complex technical information							
	o prof	iciancy in writing and presenting reports	, mation					
3. To acquire	e proi	iciency in writing and presenting reports	(					
Course Out	hoom		2					
		55.	ملاطم					
1. write erro	rifiee	sentences using appropriate grammar, vocabulary and	style					
2. Synthesiz	e info	ormation and concepts in preparing reports						
3. Demonstr	ate th	e ability to write and present reports on diverse topics						
Indicative E	Experi	ments						
1. Advan	nced (	Grammar, Vocabulary and Editing						
Usage	of T	enses – Adjectives and Adverbs – Jargon vs Tech	inical Vocabulary -					
Abbrev	/iatior	ns – Mechanics of Editing: Punctuation and Proof Readi	ng					
Activit	<b>y:</b> Wc	orksheets	-					
2. Resea	irch a	nd Analyses						
Synchr	onise	Technical Details from Newspapers - Magazines - Arti	cles and e-content					
Activity	y: Wri	ting introduction and literature review						
3. Systei	3. Systematisation of Information							
Techni	ques	to Converge Objective-Oriented data in Diverse Technic	cal Reports					
Activit	: <b>y:</b> Pre	eparing Questionnaire						
4. Data V	/isual	isation						
Interpr	eting	Data - Graphs - Tables- Charts - Imagery - Infograph	nics					
Activit	<b>y:</b> Tra	anscoding						
5. Introd	uction	to Reports						
Meanin	1g – 1	Definition – Purpose – Characteristics and Types of Repo	orts					
Activity	<b>y:</b> Wo	rksheets on Types of reports						
6. Struct	ure of	Reports						
Title-	Prefac	e- Acknowledgement - AbstracUSummary- Introductio	n – Materials and					
Metho	ds-R	Results – Discussion – Conclusion – Suggestions/Recom	mendations					
Activit	<b>y:</b> Ide	entitying the structure of report						
7. Report	t Writ	ing The Defines Online and Oracity Information						
Data C	ollect	ion – Draft an Outline and Organize Information						
ACTIVIT	y: Dra	aung reports						
o. Supple	ement	idiy lexis Inday Classony Deferences Pibliography Notes						
Appen		index = Glossary = References = Bibliography = Notes						
Activit		janizing supplementaly texts						
9. Review		Content Style - Layout and Referencing						
Activity	v Eva	amining clarity and coherence in final reports						
10 Proso	y. LAC							
Presen	IV. FIESEINATION Dresenting Technical Penarts							
	Activity Danning creating and digital precentation of reports							
ACTIVIT	Activity: Planning, creating and digital presentation of reports							
Mode of as	60607	nent: Continuous Assessment/EAT/Assignments/O	uiz / Drocontations /					
Oral evamin	ation		uiz/ FIESEIILALIUIIS/					
Recommended by Board of Studies   28.06.2021								
2		a						
Approved by	v Acar	demic Council No. 63 Date 23.09.202	2]					

BMAT101L Calculus L T P						С		
			3	0	0	3		
Pre-requisite	Nil	Syll	abu	s ve	ersi	on		
				1.0				
Course Object	ives							
1. To provide th	e requisite and relevant background necessary to underst	tand t	he c	othei	-			
important engin	eering mathematics courses offered for Engineers and Sc	cientis	sts.					
2. To introduce	important topics of applied mathematics, namely Single a	nd Mı	ultiva	ariat	ole			
Calculus and V	ector Calculus etc.							
3. Enhance to ι	3. Enhance to use technology to model the physical situations into mathematical problems,							
experiment, inte	erpret results, and verify conclusions.							
Course Outcor	nes							
At the end of th	e course the student should be able to:							
1. Apply single	variable differentiation and integration to solve applied pro	blem	s in					
engineering and	find the maxima and minima of functions							
2. Evaluate par	ial derivatives, limits, total differentials, Jacobians, Taylor	serie	s an	d				
optimization pro	blems involving several variables with or without constrain	nts						
3. Evaluate mul	tiple integrals in Cartesian, Polar, Cylindrical and Spherica	al coo	rdin	ates	S.			
4. Use special f	unctions to evaluate various types of integrals.							
5. Understand g	radient, directional derivatives, divergence, curl, Green's,	Stok	es a	nd (	Gau	SS		
Divergence the	prems.							
Module:1 Sin	gle Variable Calculus			8	hοι	ırs		
Differentiation-	Extrema on an Interval Rolle's Theorem and the Me	an va	alue	the	eore	m-		
Increasing and	decreasing functionsFirst derivative test-Second derivati	ve tes	st-M	axin	na a	Ind		
Minima-Concav	ity. Integration-Average function value - Area between of	curves	5 - \	/olui	mes	; of		
solids of revolut	solids of revolution.							
Module:2 Mu	tivariable Calculus			5	hοι	ırs		
Functions of tw	o variables-limits and continuity-partial derivatives –total o	differe	entia	I-Ja	cob	ian		
and its propertie	2S.							
Module:3 Ap	plication of Multivariable Calculus			5	hοι	ırs		
l aylor's expans	ion for two variables-maxima and minima-constrained m	axima	a an	d mi	nim	a-		
Lagrange's mul	tiplier method.							
Module:4 Mu	Itiple integrals	<u> </u>		8	hοι	ırs		
Evaluation of do	buble integrals-change of order of integration-change of v	ariab	les	betw	/eer	ו ו		
Cartesian and p	olar co-ordinates - evaluation of triple integrals-change of	varia	bles	bet	wee	en		
Cartesian and c	ylindrical and spherical co-ordinates.							
Module:5 Sp	ecial Functions	- 1'		6	nou	urs (		
Beta and Gam	ma functions-interrelation between beta and gamma fun	ctions	s-ev	alua	tion	OT		
multiple integra	ils using gamma and beta functions. Dirichlet's integr	rai -E	rror	tur	nctic	ns		
complementary	error functions.				<b>b a c</b>			
Module:6 Ve	ctor Differentiation		- 1	5	nou	ırs		
Scalar and ve	ctor valued functions – gradient, tangent plane-director	ectior	nal	deri	vatr	ve-		
divergence and	a curl-scalar and vector potentials. Statement of vect	or ia	entii	les-	sim	pie		
problems.					<b>I</b>			
wodule:/ ve	Module: / Vector Integration 6 nours							
theorems -verifi	id volume integrals - Statement of Green's, Stoke's and G cation and evaluation of vector integrals using them.	auss	aive	erge	nce			
Module:8 Contemporary Topics 2 hours								
Guest lectures	Guest lectures from Industry and, Research and Development Organizations							
	Total Lecture hou	rs:		45	hοι	ırs		
	Themas D Weir and L Lless Themas Octavity 200	14 4	01F	بالم م	la -			
I. George B.	Thomas, D.Weil and J. Hass, Thomas Calculus, 201	14, 1,	วเก	ealt	ion,			
rearson								

Ret	Reference Books								
1	Erwin Kreyszig, Advanced Engir	neering Mather	matics, 20	015, 10th Edition, Wiley ndia					
2.	B.S. Grewal, Higher Engineering	Mathematics	, 2020, 44	th Edition, Khanna Pub shers					
3	John Bird, Higher Engineering Mathematics, 2017, 6th Edition, Elsevier Limited								
4	James Stewart, Calculus: Early Transcendental, 2017, 8th edition, Cengage Learning								
5.	K.A.Stroud and Dexter J. Booth,	Engineering N	Vathemat	ics, 2013, 7th Edition, Palgrave					
	Macmillan.								
Мо	de of Evaluation: CAT, Assignme	nt, Quiz and F	A						
Re	Recommended by Board of Studies 24 06 2021								
Арр	Approved by Academic Counc No. 63 Date 23.09.2021								

BM	AT101P		Calculus L	ab			L	Т	Ρ	С
							0	0	2	1
Pre-	requisite	NIL				Syll	labı	is v	ersi	on
								1.0		
Cou	rse Objectiv	es								
1. To	o familiarize v	with the basic syntax,	semantics and	d library f	functions of	MATI	LAB	whi	ch	
serv	serves as a tool not only in calculus but also many courses in engineering and sciences									
2. To	<ol><li>To visualize mathematical functions and its related properties.</li></ol>									
3. To	o evaluate sir	ngle and multiple integ	rals and unde	erstand it	graphically.					
Cou	rse Outcom	es								
At th	ne end of the	course the student sh	ould be able t	0:						
1. D	emonstrate N	IATLAB code for chal	lenging proble	ems in er	gineering					
2. U	sing plots/dis	plays, interpret and ill	ustrate eleme	ntary ma	thematical fu	unctic	ons	and		
proc	edures.	• •								
Indi	cative Exper	iments								
1.	Introduction	to MATLAB through i	natrices and o	general S	Syntax					
2.	Plotting and	Plotting and visualizing curves and surfaces in MATLAB – Symbolic computations								
3.	Evaluating E	-xtremum of a single	variable functi	on						
4.	Understand	ing integration as Area	a under the cu	irve						
5.	Evaluation of	of Volume by Integrals	(Solids of Re	volution	)  -					
6.	Evaluating r	naxima and minima o	f functions of	wo varia	bles					
1.	Applying La	grange multiplier optir	nization meth	00						
8.	Evaluating \	Volume under surface	S							
9.	Evaluating t	ripie integrais								
10.	Evaluating C	gradient, curi and dive	rgence							
11.	Evaluating I	ine integrais in vectors	5							
12.	Applying Gr	een's theorem to real	world problen	1S atallaha		- 20	0 -			
Tax	Beek		I	otal Labo	bratory Hour	S   31	u nc	ours		
1 ex	I BOOK	hn Daniel T Valentin	- Essential M				1			
1.	Бпап п. па Scientista A	nn, Daniel T. Valenun	e, ⊑ssential iv dition 2010		or Engineer	sanc	J			
Dof			ullion, 2019.							
1	Keterence Books									
1.			лоп міш Арр	ncations,	vviley, o/e,	2010	-			
2	Maritn Broka	ate, Pammy Manchai	nda, Abul Has	an Siddio	qi, Calculus	for So	cien	tists	and	ł
	Engineers, Springer, 2019									
Mod	Mode of assessment: DA and FAT									
Rec	ommended b	y Board of Studies	24.06.2021							
App	Approved by Academic Council No. 63 Date 23.09.2021									

BMAT102L	Differential Equations and Transforms		LTP	С		
			3 1 0	4		
Pre-requisite	BMAT101L, BMAT101P	Sy	llabus vers	ion		
			1.0			
Course Objective	es					
1. To impart	the knowledge of Laplace transform, an important trans	sform	techniques	s for		
Engineers which requires knowledge of integration.						
2. Presenting the elementary notions of Fourier series, this is vital in practical harmonic						
analysis.	•					
3. Enriching t	he skills in solving initial and boundary value problems.					
4. Impart the knowledge and application of difference equations and the Z-transform in						
discrete sy	stems that are inherent in natural and physical process	es.				
Course Outcome	PS					
At the end of the o	course the student should be able to:					
			<b>.</b>			
1. Find solut	ion for second and higher order differential equation	ons,	formation a	and		
solving par	rtial differential equations.					
2. Understan	d basic concepts of Laplace Transforms and solve pro	blem	ns with peric	odic		
functions,	step functions, impulse functions and convolution.					
3. Employ the	e tools of Fourier series and Fourier transforms.					
4. Know the	techniques of solving differential equations and	par	tial differer	ntial		
equations.	<b>- - - - - - - - - -</b>					
5. Know the	2-transform and its application in population dynamic	s an	d digital sig	jnal		
processing	].					
Modulo:1 Ordin	ary Differential Equations (ODE)		6 ho	ure		
Second order per	b bomogeneus differential equations with constant coo	fficio	nte Difforor	uis otial		
equations with	ariable coefficients, method of undetermined coe	fficie	nts-method	of		
Variation of nar	ameters-Solving Damped forced oscillations and		circuit the			
problems		_0/\	on out the	<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Module:2 Partia	al Differential Equations (PDE)		5 ho	urs		
Formation of part	ial differential equations – Singular integrals — Solution	ns of	standard tv	pes		
of first order partia	al differential equations – Lagrange's linear equation-M	letho	d of separat	tion		
of variables						
Module:3 Lapla	ce Transform		7 ho	urs		
Definition- Proper	ties of Laplace transform-Laplace transform of standard	fund	tions - Lapl	ace		
transform of pe	riodic functions-Unit step function-Impulse function	i. In	verse Lapla	ace		
transform-Partial f	ractions method and by Convolution theorem.					
Module:4 Solu	tion to ODE and PDE by Laplace transform		7 ho	urs		
Solution of ODE's	- Non-homogeneous terms involving Heaviside function	on, In	npulse functi	ion		
- Solving Non-hon	nogeneous system using Laplace transform - solution to	o Firs	t order PDE	E by		
Laplace transform	l					
Module:5 Four	ier Series		6 ho	urs		
Fourier series -	Euler's formulae- Dirichlet's conditions - Change of ir	nterva	al - Half rai	nge		
series – RMS valu	ie – Parseval's identity.					
Module:6 Four	ier Transform		6 ho	urs		
Complex Fourier	ransform - properties - Relation between Fourier and L	apla	ce Transfori	ms-		
Fourier sine and cosine transforms – Parseval's identity- Convolution Theorem and simple						
applications to sol	ve PDE.					
Module:7 Z-Tra	anstorm		6 ho	urs		
Definition of Z-trai	nstorm and Inverse Z-transform - Standard functions -	Partia	al fractions a	and		

convolution method. Difference equation - first and second order difference equations with							
constant co	efficients - solution of simple di	fference equations u	ising Z-trans	form.			
Modue:8	Contemporary Issues			2 hours			
		Total Lectur	e hours:	45 hours			
		Tutoria	I hours :	15 hours			
Text Book	Text Book(s)						
1. Erw	in Kreyszig, Advanced Enginee	ring Mathematics, 2	015, 10th E	dition, John Wiley			
Indi	a.	-					
2. B.S	. Grewal, Higher Engineerir	g Mathematics, 2	020,	3			
Pub	lishers.	-					
Reference	Books						
1. Micł	nae D. Greenberg, Advanced	I Engineering Math	ematics, 20	006, 2nd Edition,			
Pea	rson Education, Indian edition.						
2. A F	irst Course in Differential Equ	ations with Modell	ing Applicat	tions, Dennis Zill,			
2018	8, 11th Edition, Cengage Publis	hers.					
Mode of Ev	Mode of Evaluation: CAT, written assignment, Quiz, FAI						
Recommer	ided by Board of Studies	24-06-2021					
Approved b	y Academic Counc	No. 64 Date	16-12-202	:1			

BMAT201L Complex Variables and Linear Algebra L T P				Ρ	С		
	3 1 0 4						
Pre-requisite	Pre-requisite BMAT102L			Syllabus version			
	1.0						
Course Objectiv	/es						
<ol> <li>To present comprehensive, compact, and integrated treatment of one of the most important branches of applied mathematics namely Complex variables to the engineers and the scientists.</li> <li>To present comprehensive, compact, and integrated treatment of another most important branches of applied mathematics namely Linear Algebra to the engineers and the scientists.</li> <li>To provide students with a framework of the concepts that will help them to analyse deeply about many complex problems</li> </ol>							
Course Outcom	les						
At the end of the	course the student should be able to						
<ol> <li>Construct analytic functions and find complex potential of fluid flow and electric fields.</li> <li>Find the image of straight lines by elementary transformations and to express analytic functions in power series.</li> <li>Evaluate real integrals using techniques of contour integration.</li> <li>Use the power of inner product and norm for analysis.</li> <li>Use matrices and transformations for solving engineering problems.</li> </ol>							
Module:1 Ana	lytic Functions			7	'nοι	urs	
Complex variable - Analytic functions and Cauchy – Riemann equations; Laplace equation and Harmonic functions; Construction of Harmonic conjugate and analytic functions; Applications of analytic functions to fluid-flow and electric field problems							
Module:2 Conformal and Bilinear transformations 7 hours							
Conformal mapping - Elementary transformations; Translation, Magnification, Rotation, Inversion; Exponential and Square transformations ( $w = e^z, z^2$ ); Bilinear transformation; Cross-ratio-Images of the regions bounded by straight lines under the above transformations:							
Module:3 Con	nplex Integration			7	hou	urs	
Functions given by Power Series - Taylor and Laurent series-Singularities - Poles – Residues; Integration of a complex function along a contour; Statements of Cauchy-Goursat theorem- Cauchy's integral formula-Cauchy's residue theorem-Evaluation of real integrals-Indented contour integral.							
Module:4 Vect	or Spaces			6	hοι	urs	
Vector space – subspace; linear combination - span - linearly dependent – Independent – bases; Dimensions; Finite dimensional vector space. Row and column spaces; Rank and nullity.							
Module:5 Line	ar Transformations			6	hou	urs	
Linear transformations – Basic properties; Invertible linear transformation; Matrices of linear transformations; Vector space of linear transformations; Change of bases; Similarity.							
Module:6 Inne	r Product Spaces			5	hou	urs	
Dot products and	Dot products and inner products; Lengths and angles of vectors; Matrix representations of						
inner products; C	Gram - Schmidt – Orthogonalization.						
Module:7   Matrices and System of Equations 5 hours							
Eigenvalues and Eigen vectors; Properties of Eigenvalues and Eigen vectors; Cayley- Hamilton theorem; System of linear equations; Gaussian elimination and Gauss Jordan methods.							
Module:8 Cor	ntemporary issues:			2	hou	urs	

	Tota	Lecture hour	rs:		45 hours		
		lutorial nour	s:		15 nours		
Text Book	(s)						
1. G. Dennis Zıll, Patrick D. Shanahan, A first course in complex analysis with							
app	applications, 2013, 3rd Edition, Jones and Bartlett Publishers Series in Mathematics.						
2. Jin	2. Jin Ho Kwak, Sungpyo Hong, Linear Algebra, 2004, Second edition, Springer.						
Reference	Books						
1. Erw	1. Erwin Kreyszig, Advanced Engineering Mathematics, 2015, 10th Edition, John						
Wile	ey & Sons (Wiley student Edition	on).					
2. Mic	2. Michael, D. Greenberg, Advanced Engineering Mathematics, 2006, 2 <sup>nd</sup> Edition,						
Pea	Pearson Education.						
3. Ber	3. Bernard Kolman, David, R. Hill, Introductory Linear Algebra - An applied first course,						
201	2011, 9th Edition Pearson Education.						
4. Gilbert Strang, Introduction to Linear Algebra, 2015, 5 <sup>th</sup> Edition, Cengage Learning							
5. B.S. Grewal, Higher Engineering Mathematics, 2020, 44th Edition, Khanna							
Publishers.							
Mode of Evaluation: Digital Assignments(Solutions by using soft skill), Quiz, Continuous							
Assessments, Final Assessment Test.							
Recommended by Board of Studies 24-06-2021							
Approved b	Approved by Academic Counc No. 64 Date 16-12-2021						

BMAT202L Probability and Statistics		L	T	Ρ	С		
3 0 0				3			
Pre-requisite	e-requisite BMAT101L, BMAT101P			Syllabus version			
	1.0						
Course Objective	es :						
1. To provide	e students with a framework that will help them choo	se the	e app	propi	riate		
descriptive	e methods in various data analysis situations.						
2. To analyze	e distributions and relationship of real-time data.						
3. To apply	estimation and testing methods to make inference	ce an	d m	lode	lling		
techniques	s for decision making.						
Course Outcome	);						
At the end of the c	course the student should be able to:						
<ol> <li>Compute and interpret descriptive statistics using numerical and graphical techniques.</li> <li>Understand the basic concepts of random variables and find an appropriate distribution for analyzing data specific to an experiment.</li> </ol>							
interpreting	g experimental data.	ic the		ntro			
4. Make app	tal research	IS LIFE	e ce	nua			
5 Use statist	ical methodology and tools in reliability engineering prob	olems					
Module:1 Intro	duction to Statistics			6 hc	ours		
Statistics and data analysis; Measures of central tendency; Measure of Dispersion, Moments-Skewness-Kurtosis (Concepts only)							
				0.1.			
Random variable	om variables	sity fu	notic	8 nc	Joint		
	ution and loint density functions: Marginal Condition	sity itu val die	fribut	hion	and		
Density functions	- Mathematical expectation and its properties. Co	varian	ce	Mon	anu		
denerating functions	n mathematical expectation and its properties- Co	variari	CE,	NOT	ient		
	11.						
Module:3 Corre	elation and Regression			4 hc	ours		
Correlation and F	Regression – Rank Correlation; Partial and Multiple c	orrelat	ion;	Mul	tiple		
regression.							
Modulo:4 Drob	ability Distributions			7 6 -			
Nocule:4 Probability Distributions 7 hours							
Exponential distribution: Weibull distribution							
Module:5 Hypothesis Testing-I 4 hours							
Testing of hypothesis – Types of errors - Critical region, Procedure for testing of hypothesis-							
Large sample tests- Z test for Single Proportion- Difference of Proportion- Mean and							
difference of means.							
Module:6 Hypo	thesis Testing-II			9 hc	ours		
Small sample tests- Student's t-test, F-test- chi-square test- goodness of fit - independence							
of attributes- Des	ign of Experiments - Analysis of variance – One way-T	wo wa	y-Th	ree	way		
classifications - C	RD-RBD- LSD.						
Modulo:7 Della	Module:7 Reliability 5 hours						
Basic concente	Hazard function Poliobilition of parion and parallel	ovete	me	011 C	tom		
Dasic concepts-	hazaru ruhuluh-rvellabililles of series and parallel	syste	1115-	Sys	nelli		

Reliability - Maintainability-Preventive and repair maintenance- Availability.						
Module:8	Contemporary Issues			2 hours		
		Total lecture ho	urs:	45 hours		
Text Book	•					
1. R.	E. Walpole, R. H. Myers	s, S. L. Mayers,	K. Ye,	Probability and Statistics for		
eng	ineers and scientists, 201	2, 9 <sup>th</sup> Edition, Pea	arson Edu	ication.		
Reference	Books					
1. Dou	uglas C. Montgomery, Ge	eorge C. Runger,	Applied	Statistics and Probability for		
Eng	ineers, 2016, 6 <sup>th</sup> Edition,	John Wiley & Son	IS.			
2. E. Balagurusamy, Reliability Engineering, 2017, Tata McGraw Hill, Tenth reprint.						
3. J. l	3. J. L. Devore, Probability and Statistics, 2012, 8 <sup>th</sup> Edition, Brooks/Cole, Cengage					
Learning.						
4. R. A. Johnson, Miller Freund's, Probability and Statistics for Engineers, 2011, 8th						
edition, Prentice Hall India.						
5. Bilal M. Ayyub, Richard H. McCuen, Probability, Statistics and Reliability for						
Engineers and Scientists, 2011, 3 <sup>rd</sup> edition, CRC press.						
Node of Evaluation: Digital Assignments, Continuous Assessment Tests, Quiz, Final						
Assessment Lest.						
Recommer	Recommended by Board of Studies 24-06-2021					
Approved b	Approved by Academic Council No. 64 Date 16-12-2021					
BMAT202P	MAT202P Probability and Statistics Lab L T P					LTPC
---------------------	--	---------------------	------------	-------------	--------	--------------------
						0 0 2 1
Pre-requisite	BMAT101L, BMA	T101P			S	yllabus version
Course Objective	<u> </u>					1.0
	the students for	having experir	nontal k	nowledge	of ba	sic concents of
statistics u	sing R programmin	naving experi		nowieuge		asic concepts of
2. To study	the relationship of	real-time data	a and c	lecision ma	akina	through testing
methods u	sing R.					an eagle teeling
3. To make	students capable t	o do experime	ntal res	earch usin	g stat	tistics in various
engineerin	g problems.	-				
Course Outcome	S:		L = -			
At the end of the c	course the student s	should be able	10:			
1 Demonstra	ate R programming	for statistical d	ata			
2. Carry out a	appropriate analysis	s of statistical m	nethods	through ex	perim	ental techniques
using R.						
Indicative Experi	ments					
4 Introductions	Lindonato a dia a Da					
1. Introduction:	Understanding Da	ta types; impon	ing/exp	orting data	ina	-
Z. Computing	Summary Statistics	s /piotting and	visualiz	ing data t	ising	
3 Applying co	relation and sim	esentations	rossion	model to	roal	-
dataset con	nuting and internre	ting the coeffic	ient of d	eterminatio	ncai	Total
4. Applying mu	ultiple linear regress	sion model to r	eal data	set: comp	utina	Laboratory
and interpret	ting the multiple coe	efficients of det	erminati	on	g	hours: 30
5. Fitting the p	obability distributio	ns: Binomial dis	stributior	า		
6. Normal distr	ibution, Poisson dis	tribution				
7. Testing of h	ypothesis for one s	ample mean a	nd prop	ortion from	rea	
time problen	าร					-
8. Testing of h	ypothesis for two s	ample means a	nd prop	ortion from	real	
time problem	15 t toot for indopond	ont and donone	lont con	anloc		-
9. Applying the	i-square test for go	ent and depend	ent san	iples	tost	-
to real datas	et			onungency	1031	
11. Performing	ANOVA for real	dataset for C	omplete	elv random	nized	-
design, Ran	domized Block des	gn, Latin squar	e Desig	n		
Text Book		<b>o</b> / <b>i</b>	0			
1. Statistical	analysis with R b	y Joseph Schr	nuller, 、	John wiley	and	
sons Inc.,	New Jersey 2017.					
Reference Books						
1. The Book	of R: A First cours	e in Programm	ning and	Statistics,	by I	ilman M Davies,
2 P for Dote	NIOCK, ZUTO. Solonoo by Hadi	ov Wiekhom a	nd Cor	ratt Gralan	aund	O' Poilly Modia
Inc. 2017	a ocience, by ridul	cy vuoniaiti a	nu Gal		unu,	
Mode of concern	ant: Continuous as	accoment EAT	/ Oral a	vomination	and	athoro
Performended by	ent. Continuous as		/ Ural e	xamination	and (	Juners
Approved by Acc	Apple Council	24-00-2021	Data	16 10	2024	
Approved by Acad		110.04	Dale	10-12-	-2021	

Course Co	ode	Course Title			L	Т	Ρ	С
BPHY101L	-	Engineering Physics			3	0	0	3
Pre-requis	ite	NIL		Sy	llab	us v	vers	ion
						1.0		
Course Ob	ojectiv	/es						
1. To exp	lain th	e dual nature of radiation and matter.						
2. To app	ly Sci	nrodinger's equation to solve finite and infir	nite potential p	orob	lems	s an	d ap	ріу
quantu	m iae	as at the nanoscale.	notio wovoo o	und .	ممما	v +h	~	
3. 10 und	iersia	nd the Maxwell's equations for electromag	neuc waves a	ina	appi	y m	e	
concep		semiconductors for engineering applications	5.					
Course Or	itcom							
At the end	of the	course the student will be able to						
1. Comp	rehen	d the phenomenon of waves and electroma	anetic waves.					
2. Under	stand	the principles of quantum mechanics.	0					
3. Apply	quant	um mechanical ideas to subatomic domain.						
4. Appre	ciate I	he fundamental principles of a laser and its	types.					
5. Desigr	n a typ	pical optical fiber communication system usi	ing optoelectro	onic	dev	ices	•	
Madulard	les.t.:						7 .	
						1 10 - 1	no lor	urs
transmission	a strir	ig - wave equation on a string (derivation)	- Harmonic wa	aves	- re	nect	ion a	ana
oigonfrogu	oncio	waves at a boundary (Qualitative)	- Stanuing	wa	ves	an	uu	Iell
	Flor	tromagnetic wayes					7 ho	ure
Physics of	divor	nence - gradient and curl - Qualitative under	erstanding of a	surf	200	nd and		
integral - N	Maxw	ell Equations (Qualitative) - Displacement	current - Fle	otro	mar	inet		ave
equation in	free	space - Plane electromagnetic waves in free	e space - Hert	7'S 6	expe	rime	ent	410
Module:3	Eler	nents of quantum mechanics				(	3 ho	urs
Need for C	Juanti	Im Mechanics: Idea of Quantization (Planc	k and Einsteir	n) -	Cor	npto	n ef	fect
(Qualitative	e) – d	e Broglie hypothesis Davisson-Germer	experiment -	Ŵа	ve f	unct	ion	and
probability	interp	pretation - Heisenberg uncertainty principl	e - Schröding	ger	wav	e e	quat	ion
(time deper	ndent	and time independent).						
Module:4	Арр	lications of quantum mechanics					<u>5 ho</u>	urs
Eigenvalue	s and	d eigenfunction of particle confined in or	ne_dimensiona	al b	ox ·	- Ba	isics	of
nanophysic	cs - C	Quantum confinement and nanostructures	- Tunnel effe	ct (d	qual	itativ	/e) a	and
scanning tu	Inneii	ng microscope.					<u> </u>	
	Las	ers	Finatain aa	off: o	iont	<u> </u>		urs
Laser chai		isues - spallal and temporal concrence	- ⊏instein co		nin	s ar	iu t	neir
threshold	t - PC	opticient - Components of a lasor - He N	a Nd·VAC ar	-um nd C	nin6 vUs	J SCI		- 85 and
their engine	eerinc	applications	e, Nu. IAG al	iu c	,O2	1056	515 0	JIIU
Module:6	Pro	pagation of EM waves in optical fibers				(	ô ha	urs
Introduction	n to c	optical fiber communication system - light	nt propagation	ן th	rouc	n fi	ber	<u></u>
Acceptance	e and	le - Numerical aperture - V-parameter -	Types of fibe	ers -	- Al	teni	uatio	n -
Dispersion	-interr	nodal and intramodal. Application of fiber in	medicine - Er	ndos	scop	у.		
Module:7	Opt	pelectronic devices				(	ô ho	urs
Introduction	n to s	semiconductors - direct and indirect banc	lgap – Source	es:	LEC	) an	d la	ser
diode, Phot	todete	ectors: PN and PIN.						
Module:8	Con	temporary issues					2 ho	urs
						<b>A</b> (	5 6 6	
		i otai Lecture nours:				4:	2 HQ	urs

<b>T</b>	(11-/-)					
Iex	tdook(S)					
1.	H. D. Young and R. A. Freedman, L	Jniversity Pl	nysics wit	h Modern Physics, 2020, 15 <sup>th</sup>		
	Edition, Pearson, USA.					
2.	D. K. Mynbaev and Lowell L. Scheir	ner, Fiber O	otic Comr	nunication Technology, 2011,		
	1 <sup>st</sup> Edition, Pearson, USA					
Refe	erence Books					
1.	H. J. Pain, The Physics of vibrations	s and waves	s, 2013, 6	<sup>th</sup> Edition, Wiley Publications,		
	India.					
2.	R. A. Serway, J. W. Jewett, Jr, Phys	ics for Scier	ntists and	Engineers with Modern		
	Physics, 2019, 10 <sup>th</sup> Edition, Cengage	e Learning,	USA.	-		
3.	K. Krane, Modern Physics, 2020, 4th	Edition, Wil	ey Edition	i, India.		
4.	M.N.O. Sadiku, Principles of Election	romagnetics	s, 2015, 6	6 <sup>th</sup> Edition, Oxford University		
	Press, India.					
5.	W. Silfvast, Laser Fundamentals, 20	12, 2 <sup>nd</sup> Editi	on, Camb	ridge University Press, India.		
Mod	le of Evaluation: Written assignment, C	Quiz, CAT a	nd FAT			
Rec	ommended by Board of Studies	26-06-2021				
Арр	pproved by Academic Council No. 63 Date 23-09-2021					

BPH	IY101P	1P   Engineering Physics Lab   L   T   P   C						С		
						(	0	0	2	1
Pre-	requisite	12 <sup>th</sup> or equivalent				Sylla	abı	JS V	/ers	ion
								1.0		
Cou	rse Objectiv	es								
To a	pply theoretic	cal knowledge gained i	n the theory c	course an	d get hands	-on e	exp	erie	ence	of
the t	the topics.									
Course Outcome										
At th	At the end of the course the student will be able to									
	<ol> <li>Comprehend the dual nature of radiation and matter by means of experiments.</li> </ol>									
	2. Get hand	ls-on experience on	the topics of	of quantu	im mechan	nical	ide	eas	IN	the
,	laboratory	·								
	3. Apply low power lasers in optics and optical fiber related experiments.									
Indi	cative Exper	iments			uithe the ellevel	-		1	- :	- 4
1.	To determin	e the dependence of fi	undamental fr	equency	with the leng	gth ai	na	ten	sion	OT
		string using sonometer		ain a Llart		.4				
<u>Z.</u>	To determin	e the wavelength of la	EN waves u	sing Heru	<u>z experimen</u>			of d	ffor	ont
J.	To determin	e the wavelength of las		e-ive lase	r and diode	laser	rs (	or a	mere	ent
1	To domonst	s) using unraction grat	ing f oloctron by i	diffraction	through ar	anhite	2 6	hoo	+	
4.	To determin	the Planck's constar	t using electron	oluminee	cinough gra	aprille	5 3	nee	L	
6	To gumerica	ally demonstrate the di	screte energy	lovole an	d the wavef	functi	ion	e 116	sina	
0.	Schrödinger	requestion (e.g. narticle	a in a hox pro	hlem can	he given as	an a	399	s us ianr	men	t)
7	To determin	e the refractive index of	of a prism usir	na snectra	meter (and	le of	nrie	sm	will	<u>'/</u> ne
1.	aiven)			ig opcourt	ineter (ang		PIN	0111		
8.	To determin	e the efficiency of a so	lar cell							
9.	To determin	e the acceptance and	e and numeri	cal apertu	ire of an opt	tical fi	ibe	r		
10.	To demonst	rate the phase velocity	and group ve	elocity (sir	nulation)			·		
		<u> </u>	<u>۲ م</u>	Total Labo	pratory Hour	rs 3	0 h	nou	rs	
Mod	e of assessm	ent: Continuous asses	sment / FAT	/ Oral exa	imination				-	
Rec	Recommended by Board of Studies 26.06.2021									
App	roved by Aca	demic Council	No. 63	Date	23.09.202	1				

BSTS101P	Quantitative Skills Practice I		L	Τ	Ρ	С
			0	0	3	1.5
Pre-requisite	Nil	Sy	llab	us v	vers	ion
				1.0		
Course Objectiv	es:		-			
1. To enhand	ce the logical reasoning skills of the students and help the	em	imp	rove	;	
problem-s	olving abilities					
2. To acquire	e skills required to solve quantitative aptitude problems	: .				_
3. TO DOOSL	the verbal ability of the students for academic and profes	3510	nai	purp	ose	S
Course Outcom						
1 Exhibit so	und knowledge to solve problems of Quantitative Antitud	P				
2 Demonstr	ate ability to solve problems of Logical Reasoning	C				
3. Display th	e ability to tackle questions of Verbal Ability					
Module:1 Logi	cal Reasoning				5 ho	ours
Word group cate	egorization guestions					
Puzzle type class	involving students grouping words into right group order	's of	flog	ical	sen	se
Cryptarithmetic			Ŭ			
Module:2 Data	arrangements and Blood relations				6 hc	ours
Linear Arrangem	ent - Circular Arrangement - Multi-dimensional Arrangem	ent	- Bl	ood		
Relations						
Module:3 Ratio	and Proportion				6 hc	ours
Ratio - Proportio	n - Variation - Simple equations - Problems on Ages - N	Vlixt	ure	s an	d	
alligations						
Module:4 Perc	entages, Simple and Compound Interest				<u>6 h</u>	ours
Percentages as F	ractions and Decimals - Percentage Increase / Decreas	;e -	Sin	nple	Inte	rest
- Compound Inte	rest - Relation Between Simple and Compound Interest				<u>.</u>	
Module:5 Num	per System				<u>b no</u>	ours
Number system-	Power cycle - Remainder cycle - Factors, Multiples - F	iCF	and		//// 7 h /	
					/ nc	Juis
Preposition	115 Nord Adverte					
Aujectives     Tanaa						
	ad Vaiaa					
• Speecha						
	u Philasal Velbs					
Collocatio     Definite ex	ns, Gerunds and Infinitives					
Definite al     Omission	of Articles					
Onission     Drepegitie	OF ARTICLES					
	d Propositions and Propositional Phrases					
Compoun	a Prepositions and Prepositional Phrases					
Module:7 Read	ling Comprehension for Placement				3 ha	lire
Types of question	ning comprehension strategies - Practice exercises				5 110	Juis
Module:8 Voca	bulary for Placement				6 hc	hire
Exposure to ques	tions related to Synonyms – Antonyms – Analogy - Conf	ijjeir	ן א הר	Ind	s -	/113
Spelling corrector	ess	001	·9 V	.010	0	
	Total Lecture ho	urs		4	5 ha	ours
Text Book(s)						
1. SMART (20)	18), <i>Place Mentor</i> 1 <sup>st</sup> (Ed.), Chennai: Oxford University F	res	s.			
2. Aggarwal R.S	5. (2017). Quantitative Aptitude for Competitive Examina	atio	15 3	3 <sup>rd</sup> (F	Ed.).	
New Delhi: S	. Chand Publishing.					

3.	FACE. (2016). Aptipedia Aptitude Er	ncyclopedia	1 <sup>st</sup> (Ed.).	New Delhi: Wiley				
	Publications.							
4.	ETHNUS. (2016). Aptimithra, 1 <sup>st</sup> (Ed.) Bangalore: McGraw-Hill Education Pvt. Ltd.							
Ret	Reference Books							
1.	Sharma Arun. (2016). Quantitative A	Aptitude, 7 <sup>th</sup> (	Ed.). Noi	da: McGraw Hill Education Pvt.				
	Ltd.							
Мо	de of evaluation: CAT, Assessments	and FAT (C	Computer	Based Test)				
Re	ecommended by Board of Studies 28.06.2021							
Ap	proved by Academic Council	No. 63	Date	23.09.2021				

BSTS102P	Quantitative Skills Practice II		L   1	' P	С
			0 0	3	1.5
Pre-requisite	Nil	Sy	/llabu	s ver	sion
			1	.0	
Course Objectiv	es:		-		
1. Help to tri	gger the students' logical thinking skills and apply it in	ו real-lit	e sce	nario	s
2. Learn to c	teploy the strategies of solving quantitative ability pro	blems			
3. To expand	the verbal ability of students				
4. ASSIST 10 1					
Course Outcom	es:				
1. Become p	proficient in interacting and using decision making mo	dels eff	ective	lv	
2. Help to un	derstand the given concepts expressly to deliver an	impactf	ul pre	senta	tion
3. Acquire kr	nowledge of solving quantitative aptitude and verbal a	ability q	uestic	ns	
effortlessl	y				
Module:1 Logi	cal Reasoning puzzles - Advanced			2 h	ours
Advanced puzzle	S:				
<ul> <li>Sudoku</li> <li>Mind-ban</li> </ul>	ider style word statement nuzzles				
Rebus n	izzles				
Module:2 Logi	cal connectives, Syllogism and Venn			2 h	ours
diag	rams				
Logical Connectiv	ves - Advanced Syllogisms - 4, 5, 6 and other multip	le state	ement	probl	ems
- Challenging Ver	nn Diagram questions: Set theory				
Module:3 Perm	nutation, Combination and Probability			4 h	ours
- Adv	/anced		. ,		
Fundamental Col	Unting Principle- Permutation and Combination - Co	mputat	ion of		
Permutation - Ad	vanced problems - Circular Permutations - Compu	tation o	t Con	binat	ion -
Advanced proble	ms -Advanced probability				
Module:4 Quar	ntitative Aptitude			6 h	ours
Logarithms, Pro	gressions, Geometry and Quadratic equations - A	<b>\dvanc</b>	ed		
<ul> <li>Logarithm</li> </ul>	l i i i i i i i i i i i i i i i i i i i				
Arithmetic	c Progression				
<ul> <li>Geometri</li> </ul>	c Progression				
Geometry	y				
<ul> <li>Mensurat</li> </ul>	tion				
<ul> <li>Coded ine</li> </ul>	equalities				
Quadratic	Equations				
Concepts followe	d by advanced questions of CAT level			<u> </u>	
Wodule:5 Imag	le Interpretation	otiona	throw	<u>2 n</u>	ours
broinsterming on	uon. methods - ⊏xposure to image interpretation que	SUONS	unoug	ji I	
brainstorming and	u practice				
Module:6 Critic	cal Reasoning - Advanced			3 h	ours
Concepts of Critic	cal Reasoning - Exposure to advanced questions of C	SMAT le	evel		
Module:7   Recr	uitment Essentials			8 h	ours
Cracking other I	kinds of interviews				

Skype/Telephonic interviews
Panel interviews
Stress interviews
Guesstimation
<ol> <li>Best methods to approach Guesstimation questions</li> </ol>
<ol><li>Practice with impromptu interview on Guesstimation questions</li></ol>
Case studies/ situational interview
<ol> <li>Scientific strategies to answer case study and situational interview questions</li> <li>Best ways to present cases</li> </ol>
3. Practice on presenting cases and answering situational interviews asked in
recruitment rounds
Module:8 Problem solving and Algorithmic skills 18 hour
Logical methods to solve problem statements in Programming - Basic algorithms
introduced
Total Lastura hours: 45 hour
Total Lecture nours: 45 nour
Text Book(s)
1. SMART. (2018). Place Mentor 1 <sup>er</sup> (Ed.). Chennai: Oxford University Press.
2. Aggarwal R.S. (2017), Quantitative Aptitude for Competitive Examinations 3 <sup>rd</sup> (Ed.).
New Delhi: S. Chand Publishing.
3
3. FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>st</sup> (Ed.). New Delhi: Wiley
Publications.
4 ETHNUS (2016) Aptimithra 1 <sup>st</sup> (Ed.) Bangalore: McGraw-Hill Education Pvt Ltd
Reference Books
1. Sharma Arun. (2016). Quantitative Aptitude. 7 <sup>th</sup> (Ed.). Noida: McGraw Hill Education Pv
Ltd.
Mode of evaluation: CAT, Assessments and FAT (Computer Based Test)
Recommended by Board of Studies 28.06.2021
Approved by Academic Council No. 63   Date   23.09.2021

Course Code	Course Title		L	Τ	Ρ	С
BSTS201P	Qualitative Skills Practic	e - I	0	0	3	1.5
Pre-requisite	NIL		Syllab	us vo	ersi	on
				1.0		
Course Objecti	ves:					
1. To enhan	ice the logical reasoning skills of stude	nts and impr	ove pro	blem	ן-	
solving al	DIIITIES then the chility of coluing quantitative (	antituda prah	Jome			
2. TO Streng	the verbal ability of the students for ac	aplitude prob				
5. TO EIIICH	The verbal ability of the students for ac		10363			
Course Outcom	nes:					
1. Become	experts in solving problems of quantitat	tive Aptitude				
2. Learn to c	defend and critique concepts of logical	reasoning				
3. Integrate	and display verbal ability effectively					
Bashalord Lt.				_	<u> </u>	
Skill introspectio	essons on excellence	<u> </u>		4	2 nc	ours
Module 2 Th	In - Skill acquisition - consistent practice	-		F	s ho	urs
Problem :	Solving				/ 110	aio
Critical Th	ninking					
<ul> <li>Lateral TI</li> </ul>	ninking					
Rebus puzzles,	and word-link builder questions					
Module:3 Lo	ogical <sub>Reasoni</sub> ng			6	s ho	ours
<ul> <li>Coding an</li> </ul>	nd Decoding					
Series						
Analogy     Odd Man	Out					
<ul> <li>Odd Mari</li> <li>Visual Re</li> </ul>	easoning					
Module:4 Su	udoku puzz es			3	8 hc	ours
Solving introduc	tory to moderate level sudoku puzzle	s to boost l	ogical t	hinki	ng	and
comfort with nur	nbers					
Dicture and work	tention to detai	il ac a ckill		3	s nc	ours
	uantitative Antitude			1/	l ho	ure
Speed Maths					- 110	uis
• Addition a	and Subtraction of bigger numbers					
	nd square roots					
Cubes an	id cube roots					
Vedic ma	ths techniques					
Multiplica	tion Shortcuts					
Multiplica	tion of 3 and higher digit numbers					
<ul> <li>Simplifica</li> </ul>	tions					
Comparin	g fractions					
<ul> <li>Shortcuts</li> <li>Divisibility</li> </ul>	to find HCF and LCM					

Algebra and functions	
Module:7 Verbal Ability	6 hours
Grammarchallenge	
A practice paper with sentence based and pass	age-based questions on grammar
discussed - Nouns and Pronouns, Verbs, Subje	ct-Verb Agreement, Pronoun-
Antecedent Agreement, Punctuations	
Verbal reasoning	
Module:8 Recruitment Essentials	5 hours
Looking at an engineering career through the	prism of an effective resume
<ul> <li>Importance of a resume - the footprint of</li> </ul>	person's career achievements
<ul> <li>Designing an effective resume</li> </ul>	
<ul> <li>An effective resume vs. a poor resume</li> </ul>	
<ul> <li>Skills you must build starting today the re</li> </ul>	quisite?
<ul> <li>How does one build skills</li> </ul>	
Impression Management	
Getting it right for the interview:	
Grooming, dressing	
<ul> <li>Body Language and other non-verbal signature</li> </ul>	IS
Displaying the right behaviour	
Total Lecture b	aure: 45 houre
Total Lecture h	ours: 45 hours
Total Lecture h	ours: 45 hours
Total Lecture h       Text Book(s)       1     SMART (2018)	ours: 45 hours
Total Lecture hText Book(s)1.SMART. (2018). Place Mentor 1st (Ed.). Cho	ennai: Oxford University Press.
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude	ennai: Oxford University Press. for Competitive Examinations 3 <sup>rd</sup>
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.	ours:45 hoursennai: Oxford University Press.for Competitive Examinations 3rd
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         2.       EAOE (2010) Antipadia Antituda Engualemento	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup>
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope	<b>45 hours</b> ennai: Oxford University Press.for Competitive Examinations 3rddia 1st (Ed.). New Delhi: Wiley
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.	ours:45 hoursennai: Oxford University Press.for Competitive Examinations 3rddia 1st (Ed.). New Delhi: Wiley
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Che         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.)	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Gangalore: McGraw-Hill Education
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Pvt.Ltd.	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Gangalore: McGraw-Hill Education
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Che         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Reference Books	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Bangalore: McGraw-Hill Education
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Reference Books         1.       Sharma Arun. (2016). Quantitative Aptitude,	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         sangalore: McGraw-Hill Education         7 <sup>th</sup> (Ed.). Noida: McGraw Hill Education
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Che         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Reference Books         1.       Sharma Arun. (2016). Quantitative Aptitude, Pvt. Ltd.	<b>45 hours</b> ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Bangalore: McGraw-Hill Education         dth (Ed.). Noida: McGraw Hill Education
Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Reference Books         1.       Sharma Arun. (2016). Quantitative Aptitude, Pvt. Ltd.         Mode of evaluation: CAT, Assessments and FA	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Bangalore: McGraw-Hill Education         T <sup>th</sup> (Ed.). Noida: McGraw Hill Education         T (Computer Based Test)
Total Lecture h         Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Ch         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra, 1 <sup>st</sup> (Ed.) E         Pvt.Ltd.       Reference Books         1.       Sharma Arun. (2016). Quantitative Aptitude, Pvt. Ltd.         Mode of evaluation: CAT, Assessments and FA         Recommended by Board of Studies       28-06-202	<b>45 hours</b> ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Bangalore: McGraw-Hill Education         dth(Ed.). Noida: McGraw Hill Education         T (Computer Based Test)         1
Total Lecture h         Total Lecture h         Text Book(s)         1.       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Cho         2.       Aggarwal R.S. (2017). Quantitative Aptitude (Ed.). New Delhi: S. Chand Publishing.         3.       FACE. (2016). Aptipedia Aptitude Encyclope Publications.         4.       ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) E Pvt.Ltd.         Reference Books         1.       Sharma Arun. (2016). Quantitative Aptitude, Pvt. Ltd.         Mode of evaluation: CAT, Assessments and FA         Recommended by Board of Studies       28-06-202         Approved by Academic Council       No. 68	45 hours         ennai: Oxford University Press.         for Competitive Examinations 3 <sup>rd</sup> dia 1 <sup>st</sup> (Ed.). New Delhi: Wiley         Bangalore: McGraw-Hill Education         7 <sup>th</sup> (Ed.). Noida: McGraw Hill Education         T (Computer Based Test)         1         Date       19-12-2022

Course C	ode	Course Title			L	Т	Ρ	С
BSTS20	2P	Qualitative Skills Practic	;e _		0	0	3	1.5
Pre-requi	isite	NIL		Syll	abı	is v	'ers	ion
						1.0		
Course Ob	ojectiv	/es:						
1. To a	apply c	ritical thinking skills to related to their	subject mat	tter		_		
2. To c	lemon	strate competency in verbal, quantitat	ive and rea	sonin	g al	otitu	ide	
3. Top	produc	e good written skills for effective comi	munication					
Course Or	utcom	es:						
1. App	lv criti	cal thinking skills to problems solving	related to th	ieir su	ibie	ct m	natte	er
2. Den	nonstra	ate competency in verbal, quantitative	and reasor	ning a	ptit	ude		
3. Disp	olay go	ood written skills for use in academic a	and professi	onals	scei	nari	os	
			-					
Module:1	Logi	cal Reasoning					5 hc	ours
• Cloc	cks							
Cale	endars							
Dire	ction S	Sense						
Cub     Practice on	es Nadva	nced problems						
Module 2	Data	interpretation and Data					5 hc	urs
incuaio.2	suffi	ciency - Advanced					2 110	, ar o
Adva	anced	Data Interpretation and Data Sufficier	ncy questior	ns of (	CAT	۲ Ie	<i>.</i> el	
<ul> <li>Mul</li> </ul>	tiple c	hart problems	5 1					
Case	elet pr	oblems						
Module:3	Time	e and work– Advanced					5 hc	ours
• Wor	k with	different efficiencies						
<ul> <li>Pipe</li> </ul>	es and	l cisterns: Multiple pipe problems						
• Wo	rk equ	ivalence						
<ul> <li>Divi</li> </ul>	sion o	fwages						
Adv	ancec	l application problems with complexity	in calculati	ng tot	al v	vork		
Wodule:4	Time	e, Speed and Distance - Advanced				;	o no	ours
• Re	lative	speed						
	vance	d Problems based on trains						
• Au	vance	d Problems based on races	1115					
Module:5		t and loss. Partnarahing and				_	5 bc	ure
Woulde.5	FION	- Advanced				•	7 110	Juis
Part	norshi							
	ranes	þ						
<ul> <li>Woir</li> </ul>	nhted	average						
	anced	problems discussed						
	anceu							
Module:6	Num	ber system - Advanced				4	4 hc	ours

	vanced application problems on Numbers involving	HCF, LCM, divisibility tests,
ren	nainder and power cycles.	12houro
	adule: 7   Verbai Ability	ISHOURS
<b>5</b> ei	Calificate Varia Agreement	
	Subject-verb Agreement     Modifiers	
	Information	
	• Parallelisiti	
	Pronoun-Antecedent Agreement	
	Verb Time Sequences	
	Comparisons	
	Prepositions	
0	Determiners	and to CNACT lovel and attack
Qu	ick introduction to 8 types of errors followed by expo	sure to GIVIAT level questions
Se	ntence Completion and Para-jumbles - Advance	d
	Pro-active thinking	
	• Reactive thinking (signpost words, root words,	prefix suffix, sentence structure
	clues)	
	Fixed jumbles	
	Anchored jumbles	
Pra	actice on advanced GRE/ GMAT level questions	
Re	ading Comprehension – Advanced	
E ve	pocure to DCs of the lovel of CDE/CMAT relating t	
ΓX	JUSULE TO RUS OF THE LEVEL OF GRE/ GIVIAT TELATING T	o a wide variety of subjects
		b a wide variety of subjects
⊏×µ Mo	dule:8 Writing skills for Placement	o a wide variety of subjects 3 hours
⊏× Mo Es:	dule:8 Writing skills for Placement	o a wide variety of subjects 3 hours
⊏×µ Mo Es:	<ul> <li>dule:8 Writing skills for Placement</li> <li>say writing</li> <li>Idea generation for topics</li> </ul>	o a wide variety of subjects 3 hours
⊏×µ Mo Es:	<ul> <li>dule:8 Writing skills for Placement</li> <li>say writing</li> <li>Idea generation for topics</li> <li>Best practices</li> </ul>	o a wide variety of subjects 3 hours
Ext Mo Es:	<ul> <li>dule:8 Writing skills for Placement</li> <li>say writing</li> <li>Idea generation for topics</li> <li>Best practices</li> <li>Practice and feedback</li> </ul>	o a wide variety of subjects 3 hours
⊡×µ Es:	<ul> <li>dule:8 Writing skills for Placement</li> <li>say writing</li> <li>Idea generation for topics</li> <li>Best practices</li> <li>Practice and feedback</li> </ul>	a wide variety of subjects 3 hours
⊡×ļ Mo Es:	odule:8       Writing skills for Placement         say writing         •       Idea generation for topics         •       Best practices         •       Practice and feedback	a wide variety of subjects 3 hours 45 hours
	Oule:8 Writing skills for Placement     say writing     Idea generation for topics     Best practices     Practice and feedback     Total Lecture hours:     xt Book(s)	a wide variety of subjects 3 hours 45 hours
Ex Es: Te: 1.	odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:	a wide variety of subjects 3 hours 45 hours Oxford University Press.
Es:     Te:     1.	Outlet of RCs of the level of GRE/ GMAT relating to         odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:	a wide variety of subjects 3 hours 45 hours Oxford University Press.
<b>Mo</b> Es: Te: 1.	odule:8       Writing skills for Placement         say writing         •       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018).       Place Mentor 1 <sup>st</sup> (Ed.).       Chennai:         Aggarwal R.S. (2017).       Quantitative Aptitude for Colspan="2">Quantitative Aptitude for Colspan="2">Quantitative Aptitude for Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"Colspan="2"Colspan="2"Colspan="2">Colspan="2"Colspan="2"Colspan="2">Colspan="2"Colspa	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup>
Ex[ Mo Es: Te: 1. 2.	Obstite to RCs of the level of GRE/ GMAT relating to         odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3rd
<b>Mo</b> Es: Te: 1. 2. 3.	Obstite to RCs of the level of GRE/ GMAT relating to         odule:8       Writing skills for Placement         say writing       Idea generation for topics         • Idea generation for topics       Best practices         • Practice and feedback       Total Lecture hours:         xt Book(s)       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>s</sup>	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley
<b>Mo</b> Es: Te: 1. 2. 3.	odule:8       Writing skills for Placement         say writing       Idea generation for topics         Best practices       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley
<b>Mo</b> Es: Te: 1. 2. 3.	Obstite to RCs of the level of GRE/ GMAT relating to         odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C         (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley
Ex[ Mo Es: Te: 1. 2. 3. 4.	Jostife to RCs of the level of GRE/ GMAT relating to         dule:8       Writing skills for Placement         say writing       Idea generation for topics         • Idea generation for topics       • Best practices         • Practice and feedback       • Total Lecture hours:         xt Book(s)       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.         ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) Bangalore	a wide variety of subjects         3 hours         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley         E: McGraw-Hill Education Pvt.
<b>Mo</b> Es: <b>Te</b> 1. 2. 3. 4.	Jostife to RCs of the level of GRE/ GMAT relating to         odule:8       Writing skills for Placement         say writing       Idea generation for topics         • Best practices       Practice and feedback         • Practice and feedback       Total Lecture hours:         xt Book(s)       SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017). Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016). Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.         ETHNUS. (2016). Aptimithra,1 <sup>st</sup> (Ed.) Bangalore         Ltd.	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley         e: McGraw-Hill Education Pvt.
Exi Mo Es: Tex 1. 2. 3. 4. Ref 1	odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017).       Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016).       Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.       ETHNUS. (2016).       Aptimithra,1 <sup>st</sup> (Ed.) Bangalore         Ltd.       Sharma Arun (2016).       Quantitative Aptitude for C (Data Cols).	3 hours         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3rd         t (Ed.). New Delhi: Wiley         e: McGraw-Hill Education Pvt.         7th(Ed.)         Neida:       McGraw
Exi Mo Es: Te: 1. 2. 3. 4. Ref 1.	odule:8       Writing skills for Placement         say writing       Idea generation for topics         •       Best practices         •       Practice and feedback         Total Lecture hours:         xt Book(s)         SMART. (2018). Place Mentor 1 <sup>st</sup> (Ed.). Chennai:         Aggarwal R.S. (2017).       Quantitative Aptitude for C (Ed.). New Delhi: S. Chand Publishing.         FACE. (2016).       Aptipedia Aptitude Encyclopedia 1 <sup>s</sup> Publications.       ETHNUS. (2016).         Aptimithra,1 <sup>st</sup> (Ed.)       Bangalore         Ltd.       Sharma Arun. (2016).	a wide variety of subjects         3 hours         45 hours         Oxford University Press.         Competitive Examinations 3 <sup>rd</sup> t (Ed.). New Delhi: Wiley         e: McGraw-Hill Education Pvt.         7 <sup>th</sup> (Ed.). Noida: McGraw Hill

Mode of evaluation: CAT, Assessments and FAT (Computer Based Test)					
Recommended by Board of Studies	led by Board of Studies 28-06-2021				
Approved by Academic Council	No. 68 Date 19-12-2022		19-12-2022		

Discipline Linked Engineering Oberioes	Discipline	Linked	Engine	ering	Sciences
--	------------	--------	--------	-------	----------

Course Code	Course Title		L	Т	Ρ	С		
BECE102L	Digital Systems Design		3	0	0	3		
Pre-requisite	Pre-requisite Nil Syllabus version							
				1.0				
Course Objectiv	/es							
1. Provide a	n understanding of Boolean algebra and logic functions.	Nit de	nciar	<b>`</b>				
3 Design a	ad model the data path circuits for digital systems	un ue	siyi	1.				
4. Establish	a strong understanding of programmable logic.							
5. Enable the student to design and model the logic circuits using Verilog HDL.								
Course Outcome								
At the end of the	course the student will be able to							
2 Model the	Combinational and Sequential logic circuits using Verily	пар. од НГ	ור					
3. Design th	e various combinational logic circuits and data path circu	uits.	JC.					
4. Analvze a	and apply the design aspects of sequential logic circuits.	unto.						
5. Analyze a	and apply the design aspects of Finite state machines.							
6. Examine	the basic architectures of programmable logic devices.							
Madalad Disi					<u></u>			
Module:1 Digi	tal Logic	F		<u>ל</u>	s no	urs		
and Properties	a Basic deminitions, Axiomatic deminition of Boolean Alger	od Si	asic	; IN ard	Eor	ms		
Simplification of	Boolean functions Gate-Level Minimization: The Man M	la Si Ietho	d (K	-ma	n ur	n to		
4 variable). Pro	duct of Sums and Sum of Products Simplification	. NA	ND	and	J N	OR		
Implementation.	Logic Families: Digital Logic Gates, TTL and CMOS logi	íc fam	nilies	5.				
Module:2 Veri				. 5	<u>i ho</u>	urs		
Lexical Conventi	ons, Ports and Modules, Operators, Dataflow Modellin	ıg, G	ate	Leve	el			
Modelling, Benav	noural modeling, Test Bench.							
Module:3 Desi	ign of Combinational Logic Circuits			8	3 ho	urs		
Design Procedu	re, Half Adder, Full Adder, Half Subtractor, Full Su	ubtrac	ctor,	De	cod	ers,		
Encoders, Multi	plexers, De-multiplexers, Parity generator and check	ker,	Арр	licat	ions	of		
Decoder, Multipl	exer and De-multiplexer. Modeling of Combinational	logic	cir	cuits	s us	ing		
Verilog HDL.								
Module:4 Desi	ign of data path circuits			F	i ho	urs		
N-bit Parallel Ad	der/Subtractor Carry Look Ahead Adder Unsigned Ar	rav M	Iultir	blier	Bo	oth		
Multiplier, 4-Bit M	lagnitude comparator. Modeling of data path circuits usi	ng Ve	erilo	a HE	DL.	ouri		
Module:5 Des	ign of Sequential Logic Circuits			8	3 ho	urs		
Latches, Flip-Flo	ps - SR, D, JK & T, Buffer Registers, Shift Registers -	SISC	), SI	PO,	PIS	SO,		
PIPO, Design of	PIPO, Design of synchronous sequential circuits: state table and state diagrams, Design of							
counters: Modulo-n, Jonnson, Ring, Up/Down, Asynchronous counter. Modeling of								
Module:6 Des	ign of FSM			4	l ho	urs		
Finite state Mad	chine(FSM):Mealy FSM and Moore FSM , Design Ex	xamp	le :	Sec	quer	nce		
detection, Model	ing of FSM using Verilog HDL.	<u> </u>			•			
Module:7 Prog	grammable Logic Devices			4	ho	urs		
i ypes of Program	nmable Logic Devices: PLA, PAL, CPLD, FPGA Generic	: Arch	nitec	πure	•			

Mod	ule:8	Contemporary issues				2 hours				
			Total	Lecture I	nours:	45 hours				
Textbook(s)										
1.	M. Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the									
	Verilog HDL and System Verilog, 2018, 6 <sup>th</sup> Edition, Pearson Pvt. Ltd.									
Refe	Reference Books									
1.	Ming-	Bo Lin, Digital Systems De	sign and Pra	ctice: Usi	ng Veril	og HDL and FPGAs,				
	2015,	2nd Edition, Create Space In	ndependent P	ublishing	Platform	า.				
2.	Samii	Palnitkar, Verilog HDL: A	Guide to Dig	ital Desig	gn and S	Synthesis, 2009, 2nd				
	editio	n, Prentice Hall of India Pvt.	Ltd.	_	-					
3.	Steph	en Brown and ZvonkoVran	iesic, Fundan	nentals o	f Digita	I Logic with Verilog				
	Design, 2013, 3rd Edition, McGraw-Hill Higher Education.									
Mod	Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final									
Asse	Assessment Test									
Reco	ommer	ided by Board of Studies	14-05-2022							
Аррі	roved b	y Academic Council	No. 66	Date	16-06-	2022				

Cou	rse Code		Course Tit	е			LTPC	
BECE102P Digital Systems Design Lab 0 0								
Pre-	requisite	Nil	-			Syl	abus version	
						-	1.0	
Course Objective								
	To apply theoretical knowledge gained in the theory course and get hands-on							
	experience of the topics.							
Course Outcome								
At th	ne end of the	course the student will	be able to					
· ·	1. Design, si	imulate and synthesize	combination	al logic o	circuits, dat	a path	circuits and	
	sequentia	I logic circuits using Ve	erilog HDL.					
	2. Design ar	nd implement FSM on F	PGA.					
	<ol> <li>Design ar</li> </ol>	id implement small digi	tal systems of	on FPGA				
In the stine Foundation								
Indi	Cative Exper	iments	inction of Do					
1.	Characteris	tics of Digital ICs, Real	Ization of Bo	olean ex	oressions			
2.	Design and	Verilog modeling of Co	mpinational		CUITS	*0	4 nours	
3. 1	Design and	Verilog modeling of va	rious data pa		ents - Adde		2 hours	
4. 5	Design and	tion of combinational a	irouito (ED		nis - Muilip	Jileis	2 hours	
Э. С	Implementa	tion of dote path aircuit		JA / Hai			2 hours	
0.					.) ha lika Caru		2 hours	
7.	and Shift reg	gisters	npie sequen	lai circui	IS like Coul	nters	2 nours	
8.	Design and	Verilog modeling of co	mplex seque	ential circ	uits		2 hours	
9.	9. Implementation of Sequential circuits - (FPGA / Trainer Kit) 2 hours						2 hours	
10.	10.       Design and Verilog modeling of FSM based design – Serial Adder       2 hours						2 hours	
11.	Design and	Verilog modeling of FS	SM based de	sign – Tr	affic Light		4 hours	
	Controller / Vending Machine							
12.	12. Design of ALU 4 hours						4 hours	
	Total Laboratory Hours 30 hours							
Mod	Mode of Assessment: Continuous Assessment and Final Assessment Test							
Rec	ommended b	y Board of Studies	14-05-2022	2			_	
App	roved by Aca	demic Council	No. 66	Date	16-06-20	)22		

BECE204L         Microprocessors and Microcontrollers         3         0         0         3           Pre-requisite         BECE102L         Syllabus version           Course Objectives:         1.0           1         To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processors.           2.         To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.           3.         To interface peripherals and I/O devices with the 8051 microcontroller.           Course Outcome:         At the end of the course, the student should be able to           1.         Comprehend the various microprocessors including Intel Pentium Processors           2.         Infer the architecture and Programming of Intel 8086 Microprocessor.           3.         Comprehend the architectures and programming of Nation as general purpose input/output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller.           4.         Deploy the implementation of Processor         3 hours           Introduction to Microprocessors.         3 hours           Introduction to Microprocessors.         3 hours           16-bit Microprocessor Architecture and Interfacing: Intel x86         8 hours           16-bit Microprocessor.         8066           16-bit Microprocessor.         8061000 Creanse           16-bit Mic	Course Code Course Title L T P (						С		
Pre-requisite         BECE102L         Syllabus version           Course Objectives:         1.0           1. To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processor.         1.0           2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.         3. To interface peripherals and I/O devices with the 8051 microcontroller.           Course Outcome:         4.10           At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors           2. Infer the architecture and Programming of Intel 8066 Microprocessor.         3. Comprehend the architectures and programming of 8051 microcontroller.           4. Deploy the implementation of various peripherals such as general purpose input/output, timers, serial communication, LCD, keypad and ADC with 8061 microcontroller           5. Infer the architecture of ARM Processor         3 hours           10. Develop the simple application using ARM processor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.         3 hours           10. Hidroprocessors, 8-bit/16-bit Microprocessor, Overview of BICroprocessors, 8-bit/16-bit Microprocessor, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.           Module:3         Microcontroller Architecture: Intel 8051         7 hours           Microcontroller Architecture: Inte	BECE204LMicroprocessors and Microcontrollers300						3		
Image: Course Objectives:         1.0           Course Objectives:         1.10           1. To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processors.         2. To familiarize the students with assembly language programming in 8051 microcontroller.           Course Outcome:         1.10           At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors           2. Infer the architecture and Programming of 8051 microcontroller.         3. Comprehend the various microprocessors including Intel 8066 Microprocessor.           3. Comprehend the architectures and programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LOD, keypad and ADC with 8051 microcontroller           5. Infer the architecture of ARM Processor         3 hours           1ntroduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor. Architecture and Interfacing: Intel x86         8 hours           16-bit Microprocessor Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.           Module:3         Microcontroller Architecture: Intel 8051         7 hours           Microcontroller Architecture: Intel 8051	Pre-requisite BECE102L Syllabus ver						ion		
Course Objectives:         1. To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processors.         2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.         3. To interface peripherals and I/O devices with the 8051 microcontroller.         Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of 1051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (3, i5, i7) Series Processor.       3 hours         16-bit Microprocessor: 8086 - Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programmable Peripheral Suction (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:31 Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching - Unconditional and Condition					1.0				
1. To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processors.         2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.         3. To interface peripherals and I/O devices with the 8051 microcontroller.         Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of Intel 8086 Microprocessor.         3. Comprehend the architectures and programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor       3 hours         Introduction to Microprocessors       3 hours         Introduction to Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor Architecture and Addressing modes, Memory Segmentation, rais, minimum and maximum mode configuration, Programmable Peripheral Interface       (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture; States [ARM, Rohine [Legical; Eranding and Conditional, Assembly programming.       5 hours         Module:3       Microcontroller	Course Ob	jective	es:						
ARM processors.         2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.         3. To interface peripherals and I/O devices with the 8051 microcontroller.         Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of Intel 8086 Microprocessor.         3. Comprehend the various microprocessors including Intel Pentium Processors         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor         6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface         (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM O	1. To a	acquaii	nt students with architectures of Intel microprocessors,	micro	ocontrol	ler a	and		
2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.     3. To interface peripherals and I/O devices with the 8051 microcontroller.     Course Outcome:     At the end of the course, the student should be able to     1. Comprehend the various microprocessors including Intel Pentium Processors     2. Infer the architecture and Programming of 10tel 8086 Microprocessor.     3. Comprehend the architectures and programming of 8051 microcontroller.     4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller     5. Infer the architecture of ARM Processor     6. Develop the simple application using ARM processor, Overview of Intel Pentium, I (i3,     i5, i7) Series Processor.     8. Mourse     Introduction to Microprocessors Architecture and Interfacing: Intel x86     8 hours     16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation,     Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function     calls, minimum and maximum mode configuration, Programmable Peripheral Interface     (8255), Programmable Timer Controller (8254), Memory Interface to 8086.     Module:3 Microcontroller Architecture: Intel 8051     7 hours     Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine     Cycle, Instruction set: Addressing modes, Date Processing - Stack, Arithmetic, Logical;     Branching – Unconditional and Conditional, Assembly programming     Module:5 I/O Interfacing with Microcontroller 8051     Module:5 I/O Interfacing with Microcontroller 8051     Module:6 ARM Processor Architecture     Shours     ARM Instruction Set Achitecture is the ator instructions, load store instructions,     Shours With signal Conditional Execution; Pipelining; Vector Tables; Exception handling.     Module:7 ARM Instruction Set		/ proce	essors.						
a. To interface peripherals and I/O devices with the 8051 microcontroller.         Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architectures and Programming of Intel 8086 Microprocessor.         3. Comprehend the various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.       3 hours         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor.       806 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller Achitecture intel 8051       7 hours         Microcontroller Achitecture intel 8051       7 hours         I/O Ports, Timers-Counterolls S051       7 hours	2. 10 f	amiliar	ize the students with assembly language programming	in 80	)51				
Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of Intel 8086 Microprocessor.         3. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor         6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors she bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051       Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:3<	micr 3 To ii	nterfac	oller and ARM processor.	oller					
Course Outcome:         At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of Intel 8086 Microprocessor.         3. Comprehend the architectures and programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, Keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor         6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors         3 hours         Introduction to Microprocessor As-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor.       8066       A hours         16-bit Microprocessor.       8066       Yeiner Processor.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller Architecture: Intel 8051       7 hours         Microcontroller Achdressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       Module::         Module:3       Interfacing with Microcontroller 8051       7 hours         I/O Ports, T									
At the end of the course, the student should be able to         1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architecture and Programming of Intel 8086 Microprocessor.         3. Comprehend the architectures and programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor         6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors         1. Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, 1 (i3, i5, i7) Series Processor.         16-bit Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours	Course Outcome:								
1. Comprehend the various microprocessors including Intel Pentium Processors         2. Infer the architectures and Programming of Intel 8086 Microprocessor.         3. Comprehend the architectures and programming of 8051 microcontroller.         4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor       3 hours         Introduction to Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, 1 (i3, i5, i7) Series Processor.       8 hours         16-bit Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       Module:4         Module:5       I/O Interfacing with Microcontroller 8051       7 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       5 hours         Module:5       I/O Interfacing with Microcontroller 8051 </td <td colspan="9">At the end of the course, the student should be able to</td>	At the end of the course, the student should be able to								
2. Infer the architecture and Programming of Intel 8086 Microprocessor.     3. Comprehend the architectures and programming of 8051 microcontroller.     4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller     5. Infer the architecture of ARM Processor     6. Develop the simple application using ARM processor.     7. Overview of Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, 1 (i3, i5, i7) Series Processor.     7. Module:2 Microprocessor Architecture and Interfacing: Intel x86 8 hours     7. 16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation,     7. Instruction Set, Assembly Language Processing, Programmable Peripheral Interface     (8255), Programmable Timer Controller (8254), Memory Interface to 8086.     7. Module:3 Microcontroller Architecture: Intel 8051 7 hours     7. Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine     Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical;     Branching – Unconditional and Conditional, Assembly programming.     Module:4 Microcontroller 8051 Peripherals 5 hours     I/O Ports, Timers-Counters, Serial Communication and Interrupts.     Module:5 I/O interfacing with Microcontroller 8051 7 hours     ARM Design Philosophy: Overview of ARM architecture; States [ARM, Thumb, Jazelle];     Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.     Module:7 ARM Instruction Set     ARM instruction- data processing instructions, branch instructions, load store in	1. Com	nprehe	nd the various microprocessors including Intel Pentium	Proc	essors				
<ul> <li>Comprehend the architectures and programming of 8051 microcontroller.</li> <li>Deploy the implementation of various peripherals such as general purpose input/output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller</li> <li>Infer the architecture of ARM Processor</li> <li>Develop the simple application using ARM processor.</li> <li>Module:1 Overview of Microprocessors 3 hours</li> <li>Introduction to Microprocessors Architecture and Interfacing: Intel x86 8 hours</li> <li>is, i7) Series Processor.</li> <li>Module:2 Microprocessor Architecture and Interfacing: Intel x86 8 hours</li> <li>16-bit Microprocessor. 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.</li> <li>Module:3 Microcontroller Architecture: Intel 8051 7 hours</li> <li>Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.</li> <li>Module:4 Microcontroller 8051 Peripherals 5 hours I/O Ports, Timers-Counters, Serial Communication and Interrupts.</li> <li>Module:5 I/O interfacing with Microcontroller 8051 7 hours</li> <li>LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.</li> <li>Module:6 ARM Processor Architecture 5 hours information and Interrupts.</li> <li>Module:7 ARM Instruction Set ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.</li> <li>Module:7 ARM Instruction Set ARM architecture; States IARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelin</li></ul>	2. Infei	r the a	rchitecture and Programming of Intel 8086 Microprocess	sor.					
<ul> <li>4. Deploy the implementation of various peripherals such as general purpose input/ output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller</li> <li>5. Infer the architecture of ARM Processor</li> <li>6. Develop the simple application using ARM processor.</li> <li>Module:1 Overview of Microprocessors 3 hours</li> <li>Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.</li> <li>Module:2 Microprocessor Architecture and Interfacing: Intel x86 8 hours</li> <li>16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.</li> <li>Module:3 Microcontroller Architecture: Intel 8051 7 hours</li> <li>Module:4 Microcontroller Architecture: Intel 8051 7 hours</li> <li>Module:5 V/O interfacing with Microcontroller 8051 7 hours</li> <li>I/O Ports, Timers-Counters, Serial Communication and Interrupts.</li> <li>Module:5 V/O interfacing with Microcontroller 8051 7 hours</li> <li>I/O Ports, Timers-Counters, Serial Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditional Interface.</li> <li>Module:6 ARM Processor Architecture 5 hours</li> <li>ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.</li> <li>Module:7 ARM Instruction Set aprocessing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.</li> </ul>	3. Com	nprehe	nd the architectures and programming of 8051 microcor	ntrolle	ər.				
output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller         5. Infer the architecture of ARM Processor         6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, 1 (i3, i5, i7) Series Processor.       8 hours         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor. 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051       O programmable       Pripheral         Microcontroller 8051       Processing - Stack, Arithmetic, Logical;         Branching – Unconditional and Conditional, Assembly programming.       Module:4       Microcontroller 8051       7 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       Module:5       I/O interfacing with Microcontroller 8051       7 hours         Module:4       Microcontroller 6051       P hours       Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditional Execution; Pipelining; Vector Tables; Exceptio	4. Dep	loy the	e implementation of various peripherals such as gen	eral	purpose	) in	put/		
5.       Infer the architecture of ARM Processor         6.       Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.       8 hours         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor:       8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditional Execution; Pipelining; Vector Tables; Exception handling.       8 hours         ARM Design Philosophy;	outp	out, tim	ers, serial communication, LCD, keypad and ADC with 8	8051	microco	ontro	oller		
6. Develop the simple application using ARM processor.         Module:1       Overview of Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.       8 hours         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditional Interface.       S hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Table	5. Infer	r the al	rchitecture of ARM Processor						
Module:1       Overview of Microprocessors       3 hours         Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.       1(i3, i5, i7) Series Processor.         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor:       8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Lo	b. Dev	elop tr	le simple application using ARM processor.						
Module:1Overview of Microprocessors3 hoursIntroduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.Module:2Microprocessor Architecture and Interfacing: Intel x868 hours16-bit Microprocessor:8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.Module:3Microcontroller Architecture: Intel 80517 hoursMicrocontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.5 hoursModule:4Microcontroller 8051 Peripherals5 hoursI/O Ports, Timers-Counters, Serial Communication and Interrupts.7 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.Module:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.Module:8Contemporary issues2 hours									
Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruct	Module:1	Over	view of Microprocessors		3	ho	urs		
i5, i7) Series Processor.         Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, Ioad store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.	Introduction	n to Mi	croprocessors, 8-bit/16-bit Microprocessor, Overview of	Intel	Pentiur	n, I	(i3,		
Module:2       Microprocessor Architecture and Interfacing: Intel x86       8 hours         16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       8 hours	i5, i7) Serie	s Proc	essor.			,	<b>、</b> ,		
Module:2Microprocessor Architecture and Interfacing: Intel x868 hours16-bit Microprocessor:8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.Module:3Microcontroller Architecture: Intel 80517 hoursMicrocontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.5 hoursModule:4Microcontroller 8051 Peripherals5 hoursI/O Ports, Timers-Counters, Serial Communication and Interrupts.7 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.5 hoursModule:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.Module:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.Module:8Contemporary issues2 hours									
16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditional Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction - data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Module:2	Micro	processor Architecture and Interfacing: Intel x86		8	i ho	urs		
Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction, Loading instructions, conditional Execution, Assembly Programming.       8 hours	16-bit Micro	oproce	ssor: 8086 - Architecture and Addressing modes, Men	nory	Segme	ntat	ion,		
Calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.         Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Instruction	Set, As	ssembly Language Processing, Programming with DOS	and	BIOS f	unc	tion		
Module:3       Microcontroller Architecture: Intel 8051       7 hours         Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine       Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical;         Branching – Unconditional and Conditional, Assembly programming.       Module:4       Microcontroller 8051 Peripherals       5 hours         Module:4       Microcontroller 8051 Peripherals       5 hours       1/0 Ports, Timers-Counters, Serial Communication and Interrupts.         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	(8255) Prov	num ar	nd maximum mode configuration, Programmable Peripi	nerai	Interra	ce			
Module:3Microcontroller Architecture: Intel 80517 hoursMicrocontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.MachineModule:4Microcontroller 8051 Peripherals5 hoursI/O Ports, Timers-Counters, Serial Communication and Interrupts.7 hoursModule:5I/O interfacing with Microcontroller 80517 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.5 hoursModule:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.8 hoursARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.2 hours	(0200), 110	grann		•					
Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Module:3	Micro	controller Architecture: Intel 8051		7	' ho	urs		
Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical;         Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       5         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Microcontro	oller 80	051 - Organization and Architecture, RAM-ROM Org	aniza	tion. M	ach	ine		
Branching – Unconditional and Conditional, Assembly programming.         Module:4       Microcontroller 8051 Peripherals       5 hours         I/O Ports, Timers-Counters, Serial Communication and Interrupts.       7 hours         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       5 hours         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Cycle, Instr	uction	set: Addressing modes, Data Processing - Stack, Arithr	netic	, Logica	d;			
Module:4Microcontroller 8051 Peripherals5 hoursI/O Ports, Timers-Counters, Serial Communication and Interrupts.Module:5I/O interfacing with Microcontroller 80517 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.7 hoursModule:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.Module:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.2 hours	Branching -	- Unco	nditional and Conditional, Assembly programming.		<b>U</b>				
Module:4Microcontroller 8051 Peripherals5 hoursI/O Ports, Timers-Counters, Serial Communication and Interrupts.Module:5I/O interfacing with Microcontroller 80517 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.7 hoursModule:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.Module:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.2 hours									
I/O Ports, Timers-Counters, Serial Communication and Interrupts.         Module:5       I/O interfacing with Microcontroller 8051       7 hours         LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.       Sensor with Signal Conditioning Interface.         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Module:4	Micro	controller 8051 Peripherals		5	i ho	urs		
Module:5I/O interfacing with Microcontroller 80517 hoursLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.5 hoursModule:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.8 hoursModule:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.2 hours	I/O Ports, I	imers-	Counters, Serial Communication and Interrupts.						
Module:3Definition and the formation of the bootLCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.Module:6ARM Processor ArchitectureModule:6ARM Processor ArchitectureARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.Module:7ARM Instruction SetARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.Module:8Contemporary issues2 hours	Module:5	I/O in	terfacing with Microcontroller 8051		7	/ ho	ure		
Signal Conditioning Interface.         Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours		Kovpa	d Analog to Digital Convertors Digital to Analog Conv	ortor	r Sons		vith		
Module:6       ARM Processor Architecture       5 hours         ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Signal Cond	Signal Conditioning Interface							
Module:6ARM Processor Architecture5 hoursARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.8 hoursModule:7ARM Instruction Set8 hoursARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.2 hours									
ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	Module:6	ARM	Processor Architecture		5	i ho	urs		
Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.         Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       2 hours	ARM Desig	jn Phi	losophy; Overview of ARM architecture; States [ARM	l, Th	umb, J	azel	le];		
Module:7       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       8 hours         Module:8       Contemporary issues       2 hours	Registers, N	Nodes	; Conditional Execution; Pipelining; Vector Tables; Exce	ption	handlir	ıg.			
Module: /       ARM Instruction Set       8 hours         ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.       8 hours         Module:8       Contemporary issues       2 hours		4 8 - 7			-				
ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.	Module:7	ARM	Instruction Set	<u> </u>	8	; ho	urs		
Module:8 Contemporary issues 2 hours	ARM Instru	ction- (	data processing instructions, branch instructions, load s	tore i	nstructi	ons,	,		
Module:8 Contemporary issues 2 hours	SVVI Instruc	tion, L	oading instructions, conditional Execution, Assembly Pr	ograi	mming.				
	Module:8	Con	temporary issues		2	2 ho	urs		

٦

	Total Lecture hours: 45 hours								
Te	Text Book(s)								
1.	A.K. Ray, K.M. Bhurchandi, Advanced Microprocessor and Peripherals, 2012, 2 <sup>nd</sup>								
	Edition, Tata McGraw-Hill, India.								
2.	Mohammad Ali Mazidi, Janice G. Mazidi, Rolin D. McKinlay, The 8051								
	Microcontroller and Embedded Systems, 2014, 2 <sup>nd</sup> Edition, Pearson, India.								
Re	ference Books								
1.	Muhammad Ali Mazidi, ARM Assembly Language Programming & Architecture: 1,								
	2016, 2nd Edition, Microdigitaled.com								
2.	A. Nagoor Kani, 8086 Microprocessors and its Applications, 2017, Second Edition, Tata								
	McGraw-Hill Education Pvt. Ltd., New Delhi, India.								
3.	Joseph Yiu, The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors,								
	2015, 2 <sup>nd</sup> Edition, Elsevier Science & Technology, UK								
Мо	Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final								
As	Assessment Test								
Re	Recommended by Board of Studies 14-05-2022								
Ар	proved by Academic Council No. 66 Date 16-06-2022								

Cours	se Code		Course Titl	е		L	-   T	P	С
BECE204PMicroprocessors and Microcontrollers Lab00								2	1
Pre-re	equisite	site BECE102L Syllabus versi						ersio	on
1.0									
Cours	se Objective	S							
1.	1. To familiarize the students with assembly language programming using								
	microproce	essor and microcontroll	er.	- ·			_		
2.	To familia	rize the students with	Embedded	C langua	age progra	mming	g using	J	
-	microcontr	oller.			<i>с</i> п				
3.	I o interface	e peripherals and I/O de	evices with th	ne microco	ontroller ar	nd micr	oproce	SSO	r.
Course									
Cours									
Slude		the ekill knowledge or	ad ability of a	roarommi	na miaraa	ontrollo	rand		
١.	Showcase	the skill, knowledge af	id ability of p	rogrammi	ing microco	Shirole	er and		
2	Exportiso	with microcontroller and	JII SEL. d intorfacos i	ncludina	nonoral nu	rnoso i	nnut/ c	nutru	+
۷.	timers ser	ial communication I Cl	D keynad an		Jeneral pu	ipuse i	npui/ c	Juipi	uı,
			D, Reypau an						
Indica	ative Experi	ments (Experiments (	usina 8086/8	051/ARM	1				
1	Assembly I	anguage programming	of Arithmetic	c/logical o	perations.		6 h	ours	3
2	Assembly I	anguage programming	of memory of	operations	S.		4 h	ours	3
3	Assembly	language programming	a/ Embedded	C progra	amming for				
	interfacing	the peripherals:	5	1 0	Ũ		10	hou	rs
	General pu	urpose input/ output, ti	mers, serial	communi	ication, LC	D,			
	keypad and	ADC.							
4	4 Hardware implementation of peripheral interfacing: 10 hours						rs		
	General purpose input/ output, timers, serial communication, LCD,								
	keypad and ADC.								
				Total L	aboratory	Hours	s   30	hou	rs
Mode	of Assessm	ent: Continuous Asses	sment and F	inal Asses	ssment Tes	st			
Recor	mmended by	Board of Studies	14-05-2022	_					
Appro	oved by Acad	lemic Council	No. 66	Date	16-06-20	22			

BMAT205L	BMAT205L         Discrete Mathematics and Graph Theory         L         T         P         C						
<b>D</b>							
Pre-requisite	NIL	Syllabus Version					
Course Object	ives:	1.0					
	ass the challenges of the relevance of lattice theorya	ad algobraic structuros					
to comr	uter science and engineering problems	iu algebraic structures					
	Counting techniques in particular requirence relation	to computer ecience					
2. TO USE		s to computer science					
	15.	ithm concente					
3. TO UNDE	erstand the concepts of graph theory and related algor	ithm concepts.					
At the end of th	ines:						
	is course, students are expected to						
I. Learn p	abasis structures in analisations						
2. Use alg	ebraic structures in applications						
3. Countin	g techniques in engineering problems.						
4. Use latt	ice and Boolean algebra properties in Digital circuits.						
5. Solve S	cience and Engineering problems using Graph theory	•					
Module:1 Ma	thematical Logic	7 hours					
Statements and	d Notation-Connectives–Tautologies-Equivalence - Im	plications-Normal					
forms - The Th	eory of Inference for the Statement Calculus - Predica	te Calculus - Inference					
Theory of the F	Predicate Calculus						
Module:2 Alg	gebraic Structures	6 hours					
Semigroups ar	d Monoids - Groups – Subgroups – Lagrange's The	orem Homomorphism –					
Properties-Gro	up Codes.						
Module:3 Co	Module:3Counting Techniques6 hours						
Basics of cour	nting - Pigeonhole principle - Permutations and co	mbinations - Inclusion-					
exclusion princ	iple - Recurrence relations - Solving recurrence relat	ions - Generating					
functions-Solut	ion to recurrence relations.						
Module:4 La	ttices and Boolean algebra	6 hours					
Partially Order	ed Relations -Lattices as Posets – Hasse Digram –	Properties of Lattices –					
Boolean algebr	a-Properties of Boolean Algebra-Boolean functions.						
Module:5 Fu	ndamentals of Graphs	6hours					
Basic Concept	s of Graph Theory – Planar and Complete graph -	Matrix representation of					
Graphs – Grap	h Isomorphism – Connectivity–Cut sets-Euler and F	lamilton Paths–Shortest					
Path algorithms	<u> </u>						
Module:6 Tre	ees, Fundamental circuits, Cut sets	6 hours					
Trees – proper	ties of trees – distance and centres in tree – Spannin	g trees – Spanning tree					
algorithms- Tree traversals- Fundamental circuits and cut-sets							
Niodule:/ Gr	aph colouring, covering, Partitioning	6 nours					
Bipartite graph	s - Chromatic humber – Chromatic partitioning –	Chromatic polynomial -					
Madula:	ntemperary Issues	2 hours					
	inemporary issues	2 nours					
	Total Lecture hours:	45 hours					
	Total Tutorial hours:	15 hours					
Text Books:							
1. Discrete M	lathematical Structures with Applications to Computer	Science, J .P.					
Trembley	and R. Manohar, Tata McGraw Hill-35th reprint, 2017.						
2. Graph theory with application to Engineering and Computer Science, NarasingDeo,							

Prentice Hall India 2016.									
Reference Books:	Reference Books:								
1. Discrete Mathematics and its applications, Kenneth H. Rosen, 8 <sup>th</sup> Edition, Tata McGraw									
Hill.									
2019.									
2. Discrete Mathematical Structures, Kolman, R.C.Busby and S.C.Ross, 6 <sup>th</sup> Edition, PHI, 2018									
3. Discrete Mathematics, Richard Johnsonbaugh, 8th Edition, Prentice Hall, 2017.									
4. Discrete Mathematics, S. Lipschutz an	nd M. Lipson, I	McGrav	w Hill Education (India) 2017.						
5. Elements of Discrete Mathematics–A	Computer Orie	ented A	pproach, C.L.Liu, Tata						
McGraw									
Hill, Special Indian Edition, 2017.									
6.Introduction to Graph Theory, D. B. We	est, 3 <sup>rd</sup> Edition	, Prenti	ce-Hall, Englewood Cliffs, NJ,						
2015.									
Mode of Evaluation: CAT, Quizzes, Digital Assignments, FAT									
Recommended by Board of Studies	Recommended by Board of Studies 15.02.2022								
Approved by Academic Council	No. 65	Date	17-03-2022						

BCSE202I	Data Structures and Algorithms			Т	Р	С			
			3		0	3			
Pre-requisite	NIL	Sv	llab	us v	ersi	ion			
		- ,		1.0					
Course Objective	es l								
1. To impart basic	c concepts of data structures and algorithms.								
2. To differentiate	e linear, non-linear data structures and their operations.								
3. To comprehen	d the necessity of time complexity in algorithms.								
Course Outcomes									
On completion of t	this course, students should be able to:								
1. Understand the	e fundamental analysis and time complexity for a given p	orob	iem.						
2. Articulate linea	r, non-linear data structures and legal operations permi	ttea	ont	nem	<b>I.</b>				
3. Identify and ap	ply suitable algorithms for searching and sorting.								
4. Discover variou	us tree and graph traversals.								
5. Explicate hash	ing, heaps and AVL trees and realize their applications.								
Module:1 Algor	ithm Analysis			\$	۱. ۱۰	ure			
Importance of alg	orithms and data structures - Fundamentals of algorith	nm :	anal	vsis.		ace			
and time complex	ity of an algorithm. Types of asymptotic notations and	lorc	lers	ofc	irow	th -			
Algorithm efficience	cv – best case, worst case, average case - Analysis o	f no	n-re	curs	ive a	and			
recursive algorith	ms - Asymptotic analysis for recurrence relation:	Ite	ratio	n I	Neth	od,			
Substitution Metho	od, Master Method and Recursive Tree Method.								
Module:2 Linear Data Structures 7 hours									
Arrays: 1D and 2D	) array- Stack - Applications of stack: Expression Evaluation	atior	п, Co	onve	ersio	n			
of Infix to postfix	and prefix expression, Tower of Hanoi – Queue -	Туре	es o	f Q	ueue	<b>)</b> :			
Circular Queue, L	Pouble Ended Queue (deQueue) - Applications - List: 3	Sing	ly lin	ked	lists	3,			
Modulo:3 Soarc	bing and Sorting	alio	1.		7 ho	ure			
Searching: Linear	Search and binary search – Applications					urs			
Sorting: Insertion	sort Selection sort Bubble sort Counting sort Quick	sort	Me	rae	sort	_			
Analysis of sorting	algorithms.	0010	,e	.90	0010				
Module:4 Trees	6			(	6 ho	urs			
Introduction - Bina	ary Tree: Definition and Properties - Tree Traversals-	Exp	ress	sion	Tree	es:-			
Binary Search Tre	ees - Operations in BST: insertion, deletion, finding mi	in ai	nd n	nax,	find	ling			
the k <sup>th</sup> minimum e	lement.								
Module:5 Grap	hs				6 ho	urs			
Terminology – Re	epresentation of Graph – Graph Traversal: Breadth F	First	Sea	arch	(BF	<sup>-</sup> S),			
Depth First Sear	ch (DFS) - Minimum Spanning Tree: Prim's, Kruskal	's -	Sin	gle	Sou	rce			
Shortest Path: Dijkstra's Algorithm.									
Hoch functions	Separate chaining Open heading: Linear probing	0	adra		+ no	urs			
Hash functions - Separate chaining - Open hashing: Linear probing, Quadratic probing,									
Module:7 Heaps and AVI Trees 5 hours						urs			
Heaps - Heap sort- Applications - Priority Queue using Heaps AVI trees: Terminology basic									
operations (rotation, insertion and deletion).									
Module:8 Conte	emporary Issues			2	2 ho	urs			
	• •								
	Total Lecture hours:			4	5 ho	urs			
Text Book									
1. Mark A. Wei	ss, Data Structures & Algorithm Analysis in C++. 4	<sup>th</sup> E	ditio	n, 2	013				
Pearson Education.									

Ref	Reference Books								
1.	Alfred V. Aho, Jeffrey D. Ullman and John E. Hopcroft, Data Structures and Algorithms,								
	1983, Pearson Education.								
2.	Horowitz, Sahni and S. Anderson-Freed, Fundamentals of Data Structures in C, 2008, 2 <sup>nd</sup> Edition, Universities Press.								
3.	Thomas H. Cormen, C.E. Le Algorithms, 2009, 3 <sup>rd</sup> Edition, MI	iserson, R L. F T Press.	Rivest an	d C. Stein, Introduction to					
Mode of Evaluation: CAT, Assignment, Quiz and FAT									
Red	Recommended by Board of Studies 04-03-2022								
Арр	Approved by Academic Council No. 65 Date 17-03-2022								

BCS	SE202P	Data Stru	ctures and A	Igorithm	s Lab		L	T	Ρ	С
				Ŭ			0	0	2	1
Pre	-requisite	NIL				Syll	labı	us v	ersi	on
								1.0		
Cou	irse Objectiv	es								
1.	To impart bas	ic concepts of data sti	ructures and a	algorithms	S.					
2.	To differentiat	te linear, non-linear da	ata structures	and their	operations	•				
3.	To comprehei	nd the necessity of tim	ne complexity	in algorith	nms.					
Cou	Course Outcomes									
On	completion of	this course, students	should be abl	le to:						
1. A	pply appropri	ate data structures to	find solutions	to practic	al problem	s.				
2. Ic	lentify suitable	e algorithms for solvin	g the given pi	roblems.						
	Indiantivo Exporimonto									
Indi	Indicative Experiments									
1.	Implementation of stack data structure and its applications									
2.	Implementation of queue data structure and its applications									
J.	Implementation linked list and its application									
4.	. Implementation of searching algorithms									
6	Rippen Troo	Traversal implement	nis							
7	Binary Sear	ch Tree implementati								
8	Graph Trave	ersal – Denth First Se	arch and Brea	adth First	Search alo	orithn	n			
9. 9	Minimum Sr	panning Tree – Prim's	and Kruskal's	algorithr	n	onum				
10	Single Sour	ce Shortest Path Algo	rithm - Diikstr	a's algorit	'hm					
	elligie eeur	oo onontoot i uuri igo		Total Lal	oratory H	ours	30	) ho	urs	
Tex	t Book				, <b>,</b>		1 -			
1.	Mark A. We	iss, Data Structures &	Algorithm An	alysis in (	C++, 2013,	4 <sup>th</sup> Ec	ditic	n,		
	Pearson.		0		, ,			-		
Ref	erence Book	S								
1.	Alfred V. Ah	io, Jeffrey D. Ullman a	ind John E. F	lopcroft, [	Data Struct	ures a	and			
	Algorithms,	1983, Pearson Educa	ition.							
2.	2. Horowitz, Sahni and S. Anderson-Freed, Fundamentals of Data Structures in C, 2008,									
	2 <sup>nd</sup> Edition, Universities Press.									
3.	3. Thomas H. Cormen, C.E. Leiserson, R L. Rivest and C. Stein, Introduction to									
Algorithms, 2009, 3 <sup>rd</sup> Edition, MIT Press.										
	Mode of assessment: Continuous assessments and FAT.									
Rec	ommended b	y Board of Studies	04-03-2022	Det	47.00.00					
Арр	Approved by Academic Council No. 65   Date   17-03-2022									

Course Code		L T P C						
BCSE203E	Web Programming	<u> </u>	1 0 4 3					
Pre-requisite	NIL	Sylla	ibus version					
Course Objecti			1.0					
	ves							
1. To conve	ey the internet and its Application in Real world.		4000					
2. To initiou	lish the application of Javascript in designing interactive							
	ight the application of Savascript in designing interactive	wen h	s to deploy in					
the real t	ime	naces						
Course Outcon	ies							
At the end of this	s course students will be able to:							
1. Apply various elements of HTML and CSS.								
2. Design interactive web pages using JavaScript.								
3. Create D	ynamic Web Applications using ReactJS.							
4. Deploy a	nd host web applications in Local Servers or Cloud platf	orms.						
Module:1 Int	roduction		2 hours					
World wide web and its evolution - E-mail, Telnet, FTP, E-commerce, Cloud Computing,								
Video conferencing - Internet service providers, IP Address, URL, Domain Name Servers -								
Web Browsers, Search Engine -Web Server vs Application Server.								
Module:2 Hy	pertext Markup Language		2 hours					
HTML Tags, Structure, HTML Coding Conventions - Block Elements, Text Elements, Code-								
Related Elements, Character References - Lists, Images, section, article, and aside								
Elements - nav a	and a Elements - header and footer Elements.		0.1					
Module:3     Cascading Style Sheets     2 hours								
CSS Overview -	USS Rules, USS Syntax and Style - Class Selectors, IL		ctors, span					
and div Element	s - Cascading, style Attribute, style Container, External C	-99 F	lles - CSS					
Properties. Colo	Properties, Fort Properties, line-neight Property, Text	Wohe	vite and CIT					
Module 4 .lay	aScrint		3 hours					
Hello World We	Page - Buttons Functions Variables Identifiers - Assi	anme	nt Statements					
and Objects - Do	ocument Object Model Forms: form Element Controls	Text (	Control					
Accessing a For	m's Control Values, reset and focus Methods – Event H	andler	Attributes					
onchange, onmo	buseover, onmouseout.							
Module:5 Ad	Ivanced JavaScript		2 hours					
While Loop, Ex	ternal JavaScript Files, do Loop, Radio Buttons, Che	ckbo	kes, for Loop -					
fieldset and leg	end Elements- Manipulating CSS with JavaScript- Us	ing z-	index to Stack					
Elements-Texta	ea Controls - Pull-Down Menus- List Boxes- Canvas a	and D	rawing - Event					
Handler and List	ener.		_					
Module:6 Re	eactJS		2 hours					
React Environm	ent Setup - ReactJS Basics - React JSX - React (	Comp	onents: React					
Component API - React Component Life Cycle - React Constructors - React Dev Tools -								
React Native vs	ReactJS.							
Module:7   Advanced ReactJS 2 hours								
React Dataflow: React State - React Props - React Props Validation - Styling React - Hooks								
and Routing - Deploying React - Case Studies for building dynamic web applications.								
	<b>T</b> _/_11/		45 1					
	I otal Lecture hour	S:	15 nours					
IEXT BOOK(S)								
1. Dean, J., V Learning, 2	018.	Jone	es & Bartlett					

2.	Minnick, C. Beginning ReactJS f An Approachable Guide, OReilly,	oundations 2022.	building	user interfaces with ReactJS:			
Ref	erence Books						
1.	Harvey M Deitel, Paul J Deitel an Program, Pearson, 6 <sup>th</sup> Edition, 20	d Tem R N 20.	lieto, Inter	net and World Wide Web How to			
2.	Rebah, H.B., Boukthir, H. and Ch HTML5 and CSS3. John Wiley &	edebois, A Sons, 2022	., Website 2.	Design and Development with			
Moc	le of Evaluation: Written Assignme	nt, Quiz.					
Indi	cative Experiments						
1.	Explore various terminologies re browsers, Search Engines)	lated to Int	ernet (ISP	, Email, Telnet, FTP, Web			
2.	Experiment the use of basic HTM	AL element	S.				
3.	. Demonstrate the applications of Lists, Tables, Images, Section, article and aside elements.						
4.	Investigate the various components of CSS.						
5.	5. Develop web pages using HTML and various elements of CSS.						
6	Designing simple dynamic webpages using Javascript.						
7.	7. Build web pages using While Loop, External JavaScript Files, do Loop, Radio Buttons,						
	Checkboxes, for Loop - fieldset and legend Elements.						
8.	Manipulating CSS with JavaScri Controls - Pull-Down Menus- Lis Listener.	pt- Using z- it Boxes- C	-index to S anvas and	Stack Elements-Textarea I Drawing - Event Handler and			
9.	React Environment Setup - Read Component API.	ctJS Basics	s - React J	SX - React Components: React			
10.	Understand React Component L Tools - React Native vs ReactJS	ife Cycle a S.	nd apply F	React Constructors - React Dev			
11.	Envisage React Dataflow: React Styling React - Hooks and Routi	: State - Re ng.	act Props	- React Props Validation -			
12.	Deploying React - Case Studies	for building	g dynamic	web applications.			
			Total	Laboratory Hours 60 hours			
Tex	t Book						
1.	1. Laura Lemay, Rafe Colburn and Jennifer Kyrnin, Mastering HTML, CSS and Javascript Web Publishing, BPB Publication, 1 <sup>st</sup> Edition, 2016.						
Refe	erence Books						
1.	1. Alex Banks and Eve Porcello, Learning React: Functional Web Development with React and Redux, O'Reilly Publishers, 1 <sup>st</sup> Edition, 2017.						
Moc	Mode of assessment: Continuous Assessments, FAT						
Rec	ommended by Board of Studies	· ·	26-07-20	022			
Арр	Approved by Academic Council No. 67 Date 08-08-2022						

BCSE204L	BCSE204L Design and Analysis of Algorithms L T P C							
			3	0	0	3		
Pre-requisite	NIL	5	Sylla	bus	vers	ion		
				1 (	)			
Course Objectiv	/es thematical foundations for analyzing the complexity of the ale	oritha						
2 To impart the	knowledge on various design strategies that can beln in solving	onunn na the	ns Toal	wor	Ч			
nroblems effectiv	rely	ig the	Tea	wor	u			
3. To synthesize efficient algorithms in various engineering design situations								
Course Outcom	ies							
On completion of this course, student should be able to:								
1. Apply the mathematical tools to analyze and derive the running time of the algorithms								
2. Demonstrate	2. Demonstrate the major algorithm design paradigms.							
3. Explain major graph algorithms, string matching and geometric algorithms along with their								
analysis.								
4. Articulating Randomized Algorithms.								
5. Explain the h	nardness of real-world problems with respect to algorithmic ef	ficiend	cy ar	nd lea	arning	g to		
cope with it.								
Module:4 De	sign Paradigms: Greedy Divide and Conquer				e h	ours		
Te	chniques				0 11	ours		
Overview and Importance of Algorithms - Stages of algorithm development: Describing the problem,								
Identifying a suitable technique, Design of an algorithm, Derive Time Complexity, Proof of								
Correctness of the	ne algorithm, Illustration of Design Stages - Greedy techniqu	es: ⊢r	actio	nal I	<nap< td=""><td>sack</td></nap<>	sack		
Problem, and Humman coding - Divide and Conquer: Maximum Subarray, Karatsuba faster integer								
Module:2 Design Paradigms: Dynamic Programming, Backtracking 10 hours								
an	d Branch & Bound Techniques							
Dynamic progra	mming: Assembly Line Scheduling, Matrix Chain Multiplica	ation,	Long	gest	Com	nmon		
Subsequence, 0	-1 Knapsack, TSP- Backtracking: N-Queens problem, Subse	et Sun	n, Gi	raph	Colo	oring-		
Branch & Bound	: LIFO-BB and FIFO BB methods: Job Selection problem, 0-1	Knap	sack	( Pro	blem	l		
Madulara St	ria - Matching Algorithms				5 h	ours		
Noïvo String mot	toping Algorithms KMP algorithm Babin Karn Algorithm Suff	iv Tro			011	ours		
	ann Algorithms		es		6 h	ours		
All nair shortest	path: Bellman Ford Algorithm Floyd-Warshall Algorithm	- Net	work	Flo	ws:	Flow		
Networks, Maxin	num Flows: Ford-Fulkerson, Edmond-Karp, Push Re-label A	laorith	im –	aqA	icatio	on of		
Max Flow to max	kimum matching problem	5						
Module:5 Ge	eometric Algorithms				4 h	ours		
Line Segments:	Properties, Intersection, sweeping lines - Convex Hull finding	ng alg	orith	ms:	Grah	am's		
Scan, Jarvis' Ma	rch Algorithm.				5 6	oure		
Module:6 Ka	and officiated angoin times				511	ours		
	ck sort - The finning problem - I maining the global Minimum Cut				7 h	ours		
	asses of complexity and Approximation				7	04.0		
The Class P - 1	File Class NP - Reducibility and NP-completeness - SAT	(Probl	lem	Defir	ition	and		
statement), 3SAT, Independent Set, Clique, Approximation Algorithm – Vertex Cover. Set Cover and								
Travelling salesman								
Module:8 Contemporary Issues 2 hours								
Takalla akuna kauna ( 401 a.a.								
	Total Lecture nours:				40 H	Juis		
Text Book								
1. Thomas H.	Cormen, C.E. Leiserson, R L.Rivest and C Stein, Introduction	n to A	Igorit	hms	, Thir	ď		
edition, MIT	Press, 2009.							

Ref	Reference Books							
1.	Jon Kleinberg and ÉvaTardos, Alg	orithm Des	ign, Pears	son Education, 1 <sup>st</sup> Edition, 2014.				
2.	Rajeev Motwani, Prabhakar Ragl	havan; Rar	ndomized	Algorithms, Cambridge University Press,				
	1995 (Online Print – 2013)							
3.	Ravindra K. Ahuja, Thomas L. Magnanti, and James B. Orlin, Network Flows: Theory,							
	Algorithms, and Applications, 1 <sup>st</sup> E	dition, Pear	rson Educ	cation, 2014.				
Мо	Mode of Evaluation: CAT, Written assignments, Quiz, FAT.							
Red	Recommended by Board of Studies 04-03-2022							
Арр	Approved by Academic Council No. 65 Date 17-03-2022							

BCSE204P Design and Analysis of Algorithms Lab			L	Т	Ρ	С					
					5			0	0	2	1
Pre-requisi	te	Nil					Sv	llab	us v	/ersi	ion
									1.0		
Course Obi	ectiv	es					1				
1. To provid	e mat	hematical foundat	ions for a	nalvzing	the comp	lexitv of th	e al	aorit	hms	3	
2. To impart the knowledge on various design strategies that can help in solving the real											
world problems effectively											
3. Synthesiz	ze effi	icient algorithms ir	various	engineer	ing desig	n situation	s				
					<u> </u>						
Course Out	come	9									
On completi	on of	this course, stude	nt should	be able t	to:						
1. Demonstr	ate th	ne major algorithm	design pa	aradigms	5.						
2. Explain m	ajor g	graph algorithms, s	string mat	ching an	d geomet	ric algorith	ims a	alon	g wi	th th	ıeir
analysis.	analysis.										
Indicative E	xper	iments									
1. Greed	y Stra	tegy : Activity Sele	ection & H	luffman o	coding						
2. Dynam	Dynamic Programming : ALS, Matrix Chain Multiplication, Longest Common										
Subse	Subsequence, 0-1 Knapsack										
3. Divide	Divide and Conquer : Maximum Subarray and Karatsuba faster integer multiplication										
algorith	algorithm										
4. Backtr	ackinę	g: N-queens	-								
5. Branch	n and	Bound: Job select	ion								
6 String	match	ning algorithms : N	aïve, KM	P and Ra	abin Karp	suffix tree,	S				
7 MST a	nd all	pair shortest path	algorithm	ns							
8 Netwo	rk Flo	ws : Ford –Fulker	son and E	dmond -	Karp						
9 Interse	ction	of line segments a	kFinding (	Convexh	ull, Findin	ig closest j	pair	of po	oints	5	
10 Polyno	mial t	ime algorithm for	verificatio	n of NPC	; problem	S					
11 Approx	amati	on and Randomiz	ed algoriti	hms -							
					otal Lab	oratory Ho	urs	30	Ηοι	ırs	
Taut Daals											
			D			tala latuad					
1. I noma	ISH. (	Cormen, C.E. Leis	erson, R	L.RIVEST	and C. Si	tein, Introd	UCTIC	on to	)		
Algoni	Algorithms, Third edition, MIT Press, 2009.										
1 lon K	JOOK	s ra and ÉvaTardas	Algorithr	n Docian	Doorcor		n 1 <sup>s</sup>	t Ed	tion	20.	11
1. JUIT KI		iy anu Evararuos	Algorithi	Design	, Pearson		II, I			, 20	14. oitu
Press,	Press, 1995 (Online Print – 2013)										
3. Ravino	3. Ravindra K. Ahuja. Thomas L. Magnanti, and James B. Orlin, Network Flows: Theory.										
Algorit	Algorithms, and Applications, 1 <sup>st</sup> Edition, Pearson Education, 2014.							-			
Mode of as	sessr	nent: Continuous	assessme	ents, FAT	<b>.</b>						
Recommend	ded by	y Board of Studies	04-03-2	2022							
Approved by	/ Aca	demic Council	No. 65		Date	17-03-20	)22				

Pre-requisite         NIL         Syllabus Version           Course Objectives         1.0           Course Objectives         1.0           To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.           2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.           3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.           Course Outcomes         Course Outcomes           On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point aritimetic operations.           2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.           3. Understand the need for an interface. Compare and solutions.         4. Assess the performance of IO and external s	BCSE205L Computer Architecture and Organization L T P C								
Pre-requisite         NL         Syllabus Version           1.0         1.0           Course Objectives         1.0           1. To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.           2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.           3. To make students understand the importance of memory systems. IO interdaring techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.           Course Outcomes         0           On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.           2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.           3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Sulfferentitate different modes of d			3	0	0	3			
1. To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.           2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.           3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.           Course Outcomes         On completion of this course, student should be able to:           0. To fifternitiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.           2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.           3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.           4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and	Pre-requisite	NIL	Syllab	us \	/ersi	on			
Course Objectives         1. To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.         2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.         3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.         Course Outcomes				1.0	)				
1. To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.         2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.         3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.         Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the p	Course Objectiv	ves							
<ul> <li>architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.</li> <li>To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.</li> <li>To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.</li> <li>Course Outcomes</li> <li>On completion of this course, student should be able to:         <ol> <li>Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> </ol> </li> <li>Module:1 Introduction To Computer Architecture and Organization [das of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> </ul> <li>Module:2 Da</li>	1. To acqu	aint students with the basic concepts of fundam	ienta	cor	npon	ent,			
impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.         2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.         3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.         Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate harmning code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization [6 a compu	architectu	ire, register organization and performance metrics of a	a com	pute	r and	d to			
<ul> <li>Implementation of arithmetic algorithms in a typical computer.</li> <li>To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.</li> <li>To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.</li> <li>Course Outcomes</li> <li>On completion of this course, student should be able to:         <ol> <li>Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> </ol></li></ul> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic</li>	impart th	e knowledge of data representation in binary and t	to uno	ders	tand	the			
<ul> <li>2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.</li> <li>3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.</li> <li>Course Outcomes</li> <li>On completion of this course, student should be able to:         <ol> <li>Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithms for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> </ol></li></ul> <li>Module:1 Introduction To Computer Architecture – Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization and Architecture – Functional components of a computer: Registers and register files - Interconnection set Architecture activation set actegories - Addressing modes - Phases of instruction cycle – ALU - Data pa</li>	implemen	itation of arithmetic algorithms in a typical computer.							
and besign for inscription         3. To make students understand the importance of memory systems. IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.         Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization on the von Neumann machine - Harvard architecture - CISC & RISC Architectures.       5 Hours         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arit	2. To teach	students now to describe machine capabilities and desig	in an e	entec					
<ul> <li>3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.</li> <li>Course Outcomes</li> <li>On completion of this course, student should be able to:         <ol> <li>Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer function - Organization and Architecture –Functional components of a computer function - Organization and Acchitecture and Organization (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations are presentation of nonnumeric data (character codes).</li> </ol></li></ul>	of machina layel programming								
Starting       To interfact student storage and their importance of improving the performance of a processor.         Course Outcomes       Importance of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and organization of Acchitecture - Functional components of a computer: Register files - Interconnection of components - Overview of IAS computer function - Organization and Architecture - Functional Components of a computer: Register s and resister and character codes).         Module:2       Data Representation and Computer Architecture, Instruction formats, Instruction Sets and Control Unit       9 Hours         Computer Instruction Sets and Control Unit       9 Hours       9 Hours         Computer Instruction Sets and Control Unit       9 Hours         Comp	or machine level programming.								
International explore various alternate techniques for improving the performance of a processor.         Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer. Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Instruction Sets and Control Unit       9 Hours	3. To make students understand the importance of memory systems, to interfacing								
Course Outcomes         On completion of this course, student should be able to:       1.         Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2.       Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3.       Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4.       Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization I 5 Hours         Overview of Organization and Architecture – Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hour		And explore various alternate techniques for improving	the ne	ul c	a iyu mana	ncai			
A processor.         Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture – Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization and Architecture operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture	a process	or	ine pe	non	nanc	e 01			
Course Outcomes         On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture – Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization and Architecture -Functional components of a computer function - Corganization and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Computer Instructions: Inst									
On completion of this course, student should be able to:         1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats,	Course Outcom	les							
<ol> <li>Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer: function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic (periation goint arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonumeric data (character codes).</li> <li>Module:3 Instruction Sets and Control Unit 9 Hours</li> <li>Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit.</li> <li>Medule:4 Memory System Organization and Architecture Profes.</li> <li>Module:4 Memory System Organization and Architecture orgonemed co</li></ol>	On completion of	f this course, student should be able to:							
the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction corde – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       9 Hours	1. Differ	entiate Von Neumann, Harvard, and CISC and RISC arc	hitectu	ires.	Anal	lvze			
<ul> <li>instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.</li> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).</li> <li>Module:3 Instruction Sets and Control Unit 9 Hours</li> <li>Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction control unit - Performance and control unit Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.</li> <li>Module:4 Memory System Organization and Architecture</li> <li>Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory u</li></ul>	the n	performance of machine with different capabilities. R	lecoar	nize.	diffe	rent			
point and floating point arithmetic operations.         2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutons.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction corde - ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.	instru	ction formats and addressing modes. Validate efficient	algori	thm	for fi	ixed			
<ol> <li>Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.</li> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic 5 Hours</li> <li>Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).</li> <li>Module:3 Instruction Sets and Control Unit 9 Hours</li> <li>Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.</li> <li>Module:4 Memory System Organization and Architecture / T Hours</li> <li>Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger</li> </ol>	point	and floating point arithmetic operations.	5.5						
Iarger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer function - Organization and Architecture –Functional components of a computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic 15 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set, addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture organized	2. Expla	in the importance of hierarchical memory organization.	Able	to o	const	ruct			
replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer:         Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic 5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Module:4       Memory System Organization and Architecture instr	larger	memories. Analyze and suggest efficient cache mapp	oing te	chni	que	and			
code for error detection and correction.         3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic 5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size me	replac	cement algorithms for given design requirements. Dem	nonstra	ate ł	namn	ning			
<ol> <li>Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.</li> <li>Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic 5 Hours</li> <li>Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).</li> <li>Module:3 Instruction Sets and Control Unit 9 Hours</li> <li>Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.</li> <li>Module:4 Memory System Organization and Architecture</li> <li>Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:</li> </ol>	code	for error detection and correction.				-			
and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer:         Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Module:4       Memory System Organization and Architecture register setup vision of larger size memories - Memory interface address map- Cache memory:	3. Unde	rstand the need for an interface. Compare and contrast	t mem	ory	mapp	oing			
transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization 5 Hours         Overview of Organization and Architecture –Functional components of a computer:         Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Module:4       Memory System Organization and Architecture register with the storage map. Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	and le	O mapping techniques. Describe and Differentiate differ	ent m	odes	s of c	data			
arbitration.         4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.         Module:1       Introduction To Computer Architecture and Organization       5 Hours         Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interface address map- Cache memory:	transf	er. Appraise the synchronous and asynchronous bus fo	r perfe	orma	ance	and			
<ul> <li>4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.</li> <li>Module:1 Introduction To Computer Architecture and Organization 5 Hours</li> <li>Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC &amp; RISC Architectures.</li> <li>Module:2 Data Representation and Computer Arithmetic 5 Hours</li> <li>Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).</li> <li>Module:3 Instruction Sets and Control Unit 9 Hours</li> <li>Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.</li> <li>Module:4 Memory System Organization and Architecture 7 Thours</li> <li>Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:</li> </ul>	arbitra	ation.							
Module:1Introduction To Computer Architecture and Organization5 HoursOverview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.Module:2Data Representation and Computer Arithmetic5 HoursModule:2Data Representation and Computer Arithmetic5 HoursAlgorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).9 HoursComputer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.7 HoursModule:4Memory System Organization and Architecture7 HoursMemory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	4. Asses	ss the performance of IO and external storage system	s. Cla	ssify	/ para	allel			
Module:1Introduction To Computer Architecture and Organization5 HoursOverview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.Module:2Data Representation and Computer Arithmetic5 HoursAlgorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).9 HoursModule:3Instruction Sets and Control Unit9 HoursComputer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.7 HoursMemory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	mach	ine models. Analyze the pipeline hazards and solutions.							
Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.Module:2Data Representation and Computer Arithmetic5 HoursAlgorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).9 HoursModule:3Instruction Sets and Control Unit9 HoursComputer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.7 HoursMemory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Module:1 In	troduction To Computer Architecture and Organization	<u>n ∣5</u>	Ηοι	irs				
Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Overview of O	rganization and Architecture –Functional components	s of	a c	ompu	iter:			
Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).       9 Hours         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Registers and re	egister files - Interconnection of components - Overview	N Of I		comp	uter			
Architectures.         Module:2       Data Representation and Computer Arithmetic       5 Hours         Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	function - Organ	ization of the von Neumann machine - Harvard architecti	ure - C	ISC	άR	ISC			
Module:2Data Representation and Computer Arithmetic5 HoursAlgorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).9 HoursModule:3Instruction Sets and Control Unit9 HoursComputer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle - ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.7 HoursModule:4Memory System Organization and Architecture7 HoursMemory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Architectures.								
Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Module:2	ta Ponrecontation and Computer Arithmetic	E	Lai	IFO				
Module:3       Instruction Sets and Control Unit       9 Hours         Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.       7 Hours         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Algorithma for f	ata Representation and Computer Arithmetic	C	fied	IIS Root	(he)			
Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy:       Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Division (restorin	a and non-restoring). Algorithms for floating point arith	ivioui	neu	DUUL	ns), nc			
Module:3       Instruction Sets and Control Unit       9 Hours         Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy:       Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Division (restorn	ig and non-restoring) - Algonithms for hoating point and	imetic	ope	ratio	115 -			
Module:3Instruction Sets and Control Unit9 HoursComputer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Data- path and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.9 HoursModule:4Memory System Organization and Architecture7 HoursMemory systems hierarchy:Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Representation								
Computer Instruction sets and control on the control of the contr	Module:3 In	struction Sets and Control Unit	Q	Hou	ire				
Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Computer Instru	ctions: Instruction sets Instruction Set Architecture I	netruc	tion	form	ate			
path and control unit: Hardwired control unit and Micro programmed control unit -         Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture         Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Instruction set c	ategories - Addressing modes - Phases of instruction of	ucle _			ata.			
Performance metrics: Execution time calculation, MIPS, MFLOPS.         Module:4       Memory System Organization and Architecture       7 Hours         Memory systems hierarchy:       Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	nath and control unit. Hardwired control unit and Micro programmed control unit -								
Module:4         Memory System Organization and Architecture         7 Hours           Memory systems hierarchy:         Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Performance metrics: Execution time calculation MIPS MELOPS								
Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Module:4 Memory System Organization and Architecture 7 Hours								
memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory:	Memory system	s hierarchy: Characteristics Byte Storage methods C	Concer	otual	view	v of			
size memories - Memory Interleaving - Memory interface address map- Cache memory:	memory cell - De	esign of scalable memory using RAM's- ROM's chips - Co	nstruc	tion	of la	raer			
	size memories - Memory Interleaving - Memory interface address man- Cache memory								
principles, Cache memory management techniques, Types of caches, caches misses. Mean	principles. Cache	e memory management techniques, Types of caches, ca	ches n	nisse	es. M	ean			

me	mory access time evaluation of cache.			
Mo	odule:5   Interfacing and Communicati	on		5 Hours
I/C Int Ve Ar	<ul> <li>fundamentals: handshaking, buffering, I/C errupt-driven I/O, Direct Memory Access, ctored and Prioritized-interrupt overhead pitration.</li> </ul>	D Modules - I/O Direct Cache / - Buses: Synch	techniques: Pr Access - Inter nronous and a	ogrammed I/O, rupt structures: asynchronous -
Ма	odule:6 Subsystems			5 Hours
Ex Ele de	ternal storage systems: Solid state driver ectronic- magnetic and optical technolog tecting and error correcting systems - RAID	s - Organization ies - Reliability Levels - I/O Per	and Structure of memory s formance	of disk drives: ystems - Error
M	dule 7 High Performance Processor	·C		7 Hours
Ap su ev An	proaches to deal branches - Superscalar perscalar versus super pipeline archite aluation of superscalar architecture - pe ndahl's law, speed-up and efficiency.	r architecture: Li cture, supersca rformance evalu	imitations of s lar techniques lation of paral	calar pipelines, s, performance llel processors: <b>2 Hours</b>
		Total L	octuro Hours	45 Hours
Те	xt Book(s)			45110015
1	David A. Patterson and John L. Hennessy Hardware / Software Interface 6 <sup>th</sup> Edition,	, Computer Orga Morgan Kaufmar	nization and De in, 2020	esign -The
Re	ference Book(s)			
1	Computer Architecture and Organization-E Tenth edition, Pearson Education series, 2	Designing for Per 2016	formance, Willi	am Stallings,
2	Carl Hamacher, Zvonko Vranesic, Safwat Fifth edition, Reprint 2011.	Zaky, Computer	organization, N	1c Graw Hill,
Mo	de of Evaluation: CAT, Written Assignme	nts, Quiz and FA	Т.	
Re	commended by Board of Studies	04-03-2022		
Ac	proved by Academic Council	No. 65	Date	17-03-2022

BCSE301L Software Engineering L			Τ	Ρ	С				
				3	0	0	3		
Pre-requisit	te	NIL	Sy	llabı	<u>ıs v</u>	ersi	on		
					1.0				
Course Obj	ective	es la constant de la constant							
1. To introdu	uce th	e essential Software Engineering concepts.							
2. To impart	conc	epts and skills for performing analysis, design ,develop,	test	and	evol	ve			
efficient softw	ware s	ystems of various disciplines and applications							
3. Tomakef	familia	r about engineering practices, standards and metrics f	or de	velo	ping	J			
software com	ponents	and products.							
Course Outcomes									
On completion of this course, student should be able to:									
1. Apply	y and	assess the principles of various process model	s fo	r th	e s	oftw	/are		
deve	lopme	ent.							
2. Demo	onstra	ate various software project management activities the	at ind	clude	e pla	Innir	ng,		
Estimations, Risk assessment and Configuration Management 3 Perform Requirements modelling and apply appropriate design and testing beuristics									
to produce quality software systems.									
4. Demonstrate the complete Software life cycle activities from requirements analysis to									
maintenance using the modern tools and techniques.									
5. Esca	late t	he use of various standards and metrics in evaluati	ng th	ne p	roce	SS :	and		
produ	uct.								
Madulard	<u></u>	ieur Of Ceffurenz Frankreinen				<u> </u>			
Noture of So	Over	Alew Of Software Engineering		Dr	<u> </u>	<u>) no</u>	urs		
Models	niwar	e, Software Engineering, Software process, project, pr	Juuci	., ги	JUES	5			
Classical Ev	/olutio	nary models. Introduction to Agility - Agile Process-E	xtrem	ne pr	oara	amm	ווחמ		
- XP Proces	s – P	rinciples of Agile Software Development framework -	Over	view	/ of	Sys	tem		
Engineering									
Module:2	Introd	Juction To Software Project			e	ն ho	urs		
	Mana	gement							
Planning, So	cope,	Work break-down structure, Milestones, Deliverables,	Cos	t and	d Es	tima	ates		
- (Human R	Resour	rces, Time-scale, Costs), Risk Management, RMMM I	Plan,	CAS	SE 1	00	LS,		
Agile Projec	ct Ma	nagement, Managing team dynamics and commun	icatio	n, N	/letri	CS a	and		
Medule:3	nt Modo	lling Requirements				2 ho	ure		
Software re		nents and its types. Requirements Engineering pr	00000	a R		irom	urs Ient		
Elicitation S	Syster	n Modeling – Requirements Specification and Req	uiren	s, iv nent	Va	lidat	ion		
Requirement	ts Elic	itation techniques, Requirements management in Agil	e.			lacit	,		
Module 4	Softw	are Design				3 ho	urs		
Design conc	epts a	and principles - Abstraction - Refinement - Modularity (	Cohes	sion	cou	plind	).		
Architectural	l desig	n, Detailed Design Transaction Transformation, Refac	ctorin	g of	desi	igns	,		
Object orient	ted De	esign User-Interface Design		0		Ū			
Module:5	Valida	ation And Verification			7	′ ho	urs		
Strategic Ap	proac	h to Software Testing, Testing Fundamentals Test Pla	n, Te	st D	esig	n, T	est		
Execution, I	Revie	ws, Inspection and Auditing - Regression Testing -	- Mut	tatio	n Ť	estir	ıg -		
Object orien	nted te	esting - Testing Web based System - Mobile App t	esting	g —	Mot	oile '	test		
Automation a	and to	ols – DevOps Testing – Cloud and Big Data Testing							
Module:6	Softw	vare Evolution			2	l ho	urs		

Sof Ove	Software Maintenance, Types of Maintenance, - Software Configuration Management – Overview – SCM Tools. Re-Engineering, Reverse Engineering, Software Reuse								
Mo	dule:7	Quality Assurance				4 hours			
Pro	duct an	d Process Metrics, Qua	lity Standards M	odels ISO	, TQM, Six	-Sigma, Process			
imp	improvement Models: CMM & CMMI. Quality Control and Quality Assurance - Quality								
Mar	nageme	nt - Quality Factors - Met	hods of Quality M	anagemer	nt				
Mo	8.alub	Contemporary Issues				2 hours			
WIO	uule.o	Contemporary Issues	т	otal Locti	ire houre:	45 hours			
					ne nours.	45110015			
Tex	t Book	(s)							
1.	lan So	merville, Software Engine	ering, 10 <sup>th</sup> Editior	i, Addison	-Wesley, 20	)15			
Ref	erence	Books							
1.	Roger	S. Pressman and Bruce F	R. Maxim, Softwa	re Engine	ering: A Pra	ctitioner's			
	Approach, 10 <sup>th</sup> edition, McGraw Hill Education, 2019								
2.	William	n E. Lewis , Software Test	ing and Continuo	us Qualty	mproveme	nt, Third <sup>Edition,</sup>			
	Auerbach Publications, 2017								
Mo	de of Ev	aluation: CAT, Written as	signment, Quiz, F	FAI					
Rec	commer	ded by Board of Studies	04-03-2022						
Арр	roved b	y Academic Counc	No. 65	Date	17-03-202	2			

BCSE	301P	Software Engineering Lab				L	Т	Ρ	С	
			<b>5</b>				0	0	2	1
Pre-re	auisite	NIL				Svll	abu	IS Ve	ersio	on
	•							1.0		
Course	e Objective	es								
1.	To introdu	ce the essential Sof	ftware Engineerii	ng concep	ts.					
2.	To impart	concepts and skills	for performing ar	alysis, de	sign ,dev	elop,	test	and	levo	olve
	efficient so	oftware systems of N	arious discipline	s and app	lications	•				
3.	To make fa	amiliar about engir	neering practices	, standard	ls and m	netrics	for	dev	elop	bing
	software co	omponents and proc	ducts.							_
Course	e Outcome	9								
On cor	npletion of	this course, student	t should be able	to:						
1.	Demonstra	ate the complete So	oftware life cycle	activities	from req	luirem	ents	5		
analysis to maintenance using the modern tools and techniques.										
Indicat	tive Experi	iments								
1.	Analysis a	and Identification of	the suitable proc	cess mode	els					
2.	Work E	Break-down Struct	ure (Process B	ased. Pro	duct B	ased.	Geo	oara	phic	;
	Based and	d Role Based) and	Estimations	,				3.5		
3.	Requirem	ent modelling using	Entity Relations	hip Diagra	m(Struct	tural N	/lode	elina	)	
4.	Requirem	ent modelling using	Context flow dia	gram, DFI	D ( Funct	ional	Mod	elin	<u>(</u> )	
5.	Requirem	ent modelling using	State Transition	Diagram	( Behavi	oral N	lode	ling	)	
6.	OO desig	n – Use case Mode	I, Class Model						/	-
7.	OO desig	n – Interaction Mod	els							
8.	OO desig	n – Package, Comp	onent and deplo	yment mo	odels					
9.	Design ar	nd demonstration of	test cases. Fund	ctional ⊺es	sting and	l Non-	Fur	nctio	nal	
	Testing (u	ising any open sour	rce tools)		-					
10.	Story Boa	rding and User Inte	rface design Mo	delling						
				Total Labo	oratory H	ours	30	hou	rs	
Text B	ook(s)		41-							
1.	lan Some	erville, Software Eng	gineering, 10 <sup>m</sup> Ec	lition, Add	ison-We	sley, 2	2015	5		
Refere	nce Books	S								
1.	Roger S.	Pressman and Brue	ce R. Maxim, So	ftware Eng	gineering	j: A Pr	racti	tione	er's	
	Approach	i, 10 <sup>err</sup> edition, McGr	aw Hill Education	n, 2019						
2.	William E	. Lewis, Software Te	esting and Contir	nuous Qua	ality Impro	oveme	ent,	l hir	d	
Mada	Auerbach Publications, 2017									
	or assessn	Reard of Studies		Ι.						
Anarci		y board of Studies	04-03-2022 No. 65	Data	17.00 (	2000				
Approv	Approved by Academic Council No. 65 Date 17-03-2022									

BCSE302L		L T P C						
			3 0 0 3					
Pre-requisite	NIL	Sy	llabus version					
Course Obiectiv			1.0					
Course Objectiv	es the concerts of File system and structure	a of the database						
Factory Balation	a life concepts of File system and structur	e of the uatabase	tobaco cohomo					
from the ER m	nodel	u mapping a uar	labase schema					
2 To differentiat	re various normal forms, evaluate relation	al schemas for i	design qualities					
and optimize a	a querv.		acoign quantico					
3. To impart th	3 To impart the working methodologies of transaction management, understand							
concurrency control, recovery, indexing, access methods and fundamental view on								
unstructured d	unstructured data and its management.							
Course Outcomes								
On completion of	this course, student should be able to:							
1. Comprehend	the role of database management syster	n in an organizat	tion and design					
the structure and operation of the relational data model.								
2. Develop a d	2. Develop a database project depending on the business requirements, considering							
Various design issues.								
3. List the concepts of indexing and accessing methods.								
4. Explain the of	pricept of a database transaction process	rig and comprehe	and the concept					
5 Review the	fundamental view on unstructured data	and describe (	other emerging					
database tech	nologies		Strict enterging					
Module:1 Data	base Systems Concepts and		4 hours					
Arch	itecture	<u> </u>						
Need for datab	ase systems – Characteristics of Data	base Approach –	Advantages of					
Administrator Cl	oproach - Actors on the Database	Management Sc	ene: Dalabase					
and Instances	Three-Schema Architecture - The Da	tabase System	Environment					
Centralized and	Client/Server Architectures for DE	AMSs – Overall	Architecture of					
Database Manag	ement Systems							
Module:2 Rela	ational Model and E-R Modeling		6 hours					
Relational Model	: Candidate Keys, Primary Keys, Foreig	n Keys - Integri	ty Constraints -					
Handling of Null	s - Entity Relationship Model: Types	of Attributes,	Relationships,					
Structural Constr	aints, Relational model Constraints - Ma	apping ER model	to a relational					
schema – Extend	ed ER Model - Generalization – Specializa	ation – Aggregatio	ins.					
Module:3 Relat	tional Database Design		6 hours					
Database Design	n - Schema Refinement - Guidelines for	Relational Scher	na - Functional					
dependencies -	Axioms on Functional Dependencies- N	Iormalization: Fire	st, Second and					
Third Normal Forms - Boyce Codd Normal Form, Multi-valued dependency and Fourth								
Normal form - Joi	n dependency and Fifth Normal form		0 h a					
wodule:4 Phys	sical Database Design and Query		8 nours					
File Organization	essing	multi-loval inda	ving dynamic					
multilevel Indexin	a - R+ Tree Indexing - Heshing Techniqu	Inductive Inde	namic Hashing					
- Relational Alg	- Relational Algebra - Translating SOL Queries into Relational Algebra - Oueru							
Processing – Query Ontimization: Algebraic Query Ontimization Heuristic query								
optimization Rule	see, opanieadon ragobidio daoly i		unano unere					
	es, Join Query Optimization using Indexing	a ang Hashing - T	Tuple Relational					
Calculus.	es, Join Query Optimization using Indexing	g and Hashing - 1	Tuple Relational					

Introduction to Transaction Processing – Transaction concepts: ACID Properties of							
ransactions, Transaction States - Serial and Serializable Schedules - Schedules based on recoverability - Schedules based on Serializability - Conflict Serializability - Recovery							
Concepts: Log Based Recovery Protocols Recovery based on deferred undate Recovery							
techniques based on immediate update – Shadow Paging Algorithm							
Mod	ule:6	Concurrency Control In Transactio	on	8 hours			
		Processing					
Concurrent Transactions - Lost Update Problem - Concurrency Control Techniques: Time							
Stamp Based Protocols, Thomas Write Rule, Lock Based Protocols, Lock Compatibility							
Matrix, - Two-Phase Locking Protocol - Lock Conversions - Graph Based Protocols for							
Concurrency Control - Tree Protocol for Concurrency Control – Deadlocks Based on Locks							
in Transactions – Deadlock Handling Techniques – Transaction Deadlock Detection							
Tech	niques	- Transaction Deadlock Prevention	Technique	es – Multi-Granularity Locking for			
avoid	ting Tr	ansaction Deadlocks					
Modi	ule:7	NOSQL Database Management	<i>(</i>	3 hours			
Introduction, Need of NoSQL, CAP Theorem, different NoSQL data bases: Key-value data							
store	s, Coll	umnar families, Document databases,	Graph dat	abases			
Module:8 Contemporary Issues 2 Hours							
		Total Lectur	re hours:	45 hours			
Toxt	Book	Total Lectur	re hours:	45 hours			
Text	Book	Total Lectur	re hours:	45 hours			
Text	<b>Book</b> R. Elm Edition	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016	r <b>e hours:</b> f Database	<b>45 hours</b> e Systems, Addison Wesley, 7 <sup>th</sup>			
Text	Book R. Elm Edition	<b>Total Lectu</b> asri & S. B. Navathe, Fundamentals o , 2016	r <b>e hours:</b> f Database	<b>45 hours</b> e Systems, Addison Wesley, 7 <sup>th</sup>			
Text 1. F Refe	Book R. Elm Edition	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books	r <b>e hours:</b> f Database	<b>45 hours</b> e Systems, Addison Wesley, 7 <sup>th</sup>			
Text           1.         F           B         F           1.         F           1.         F           1.         F           1.         F	Book R. Elm Edition	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan	f Database	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill,			
Text           1.         F           E         E           Refe         7	Book R. Elm Edition rence A. Silb	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019.	r <b>e hours:</b> f Database , Database	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill,			
Text           1.         F           E         E           Refe         7           2.         F	Book R. Elm Edition rence A. Silb 7 <sup>th</sup> Edit Raghu	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019. Ramakrishnan, Database Manageme	re hours: f Database , Database	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018			
Text           1.         F           E         E           1.         A           7         7           2.         F           3.         C	Book R. Elm Edition rence A. Silb 7 <sup>th</sup> Edit Raghu C.J.Da	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019. Ramakrishnan, Database Manageme te, A.Kannan, S.Swamynathan," An Ir	r <b>e hours:</b> f Database , Database nt System itroduction	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018 to Database Systems", Pearson,			
Text           1.         F           E         E           Image: Second secon	Book R. Elm Edition rence A. Silb 7 <sup>th</sup> Edit Raghu C.J.Da Eighth	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019. Ramakrishnan, Database Manageme te, A.Kannan, S.Swamynathan," An Ir Edition, 2006.	f Database f Database , Database nt System ntroduction	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018 to Database Systems", Pearson,			
Text           1.         F           E         E           Refe         1.           7         2.           3.         C           4.         C	Book R. Elm Edition rence A. Silb 7 <sup>th</sup> Edit Raghu C.J.Da Eighth Gerard	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019. Ramakrishnan, Database Manageme te, A.Kannan, S.Swamynathan," An Ir Edition, 2006. us Blokdyk, NoSQL Databases A Cor	re hours: f Database , Database nt System ntroduction	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018 to Database Systems", Pearson, de, 5STARCooks, 2021			
Text           1.         F           E         E           Image: Constraint of the second s	Book R. Elm Edition rence A. Silb 7 <sup>th</sup> Edit Raghu C.J.Da Eighth Gerard e of Ev	Total Lectur asri & S. B. Navathe, Fundamentals o , 2016 Books erschatz, H. F. Korth & S. Sudarshan ion 2019. Ramakrishnan, Database Manageme te, A.Kannan, S.Swamynathan," An Ir Edition, 2006. us Blokdyk, NoSQL Databases A Cor valuation: CAT, Written assignments,	re hours: f Database , Database nt System troduction nplete Gui Quiz and	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018 to Database Systems", Pearson, de, 5STARCooks, 2021 FAT.			
Text           1.         F           E	Book R. Elm Edition rence A. Silbo 7 <sup>th</sup> Edit Raghu C.J.Da Eighth Gerard e of E ommer	Total Lectur         Total Lectur         asri & S. B. Navathe, Fundamentals o         asri & S. B. Navathe, Fundamentals o         2016         Books         erschatz, H. F. Korth & S. Sudarshan         ion 2019.         Ramakrishnan, Database Managemente, A.Kannan, S.Swamynathan," An Ir         Edition, 2006.         us Blokdyk, NoSQL Databases A Corvaluation: CAT, Written assignments,         ded by Board of Studies       04-03-2         No 65	f Database f Database , Database ant System atroduction nplete Gui Quiz and 022	45 hours e Systems, Addison Wesley, 7 <sup>th</sup> e System Concepts, McGraw Hill, s, Mcgraw-Hill, 4 <sup>th</sup> Edition, 2018 to Database Systems", Pearson, de, 5STARCooks, 2021 FAT.			
BCSE302P	Datal	base System	is Lab		LT	Ρ	С
--	---	-----------------	---------------------	---------------------	----------	-------	-------------
					0 0	2	1
Pre-requisite				Syl	labus v	/ers	ion
					1.0		
Course Objectiv	es						
1. Basic ability t	o understand the conc	epts of File	system and structu	ire o	f the da	ataba	ase;
Designing an	Designing an Entity-Relationship model for a real-life application and Mapping a						
database sch	ema from the ER mode	I					
2. Differentiate v	various normal forms, e	evaluate relat	ional schemas for	desig	gn quali	ties	and
optimize a que	ery.						
3. Explain the v	vorking methodologies	of transact	on management a	and	give a	solu	ition
during a tran	saction failure. Under	stand the ba	sic concepts on o	concl	urrency	con	trol,
recovery, inde	exing, access methods	and fundame	ental view on unstr	uctur	red data	a and	a its
management.							
Course Outcom							
On completion of	this course student sh	ould be able	to <sup>.</sup>				
1 Design the str	ructure and operation of	f the relation:	al data model				
2 Examine the c	tata requirements of the	e real world a	nd design a databa	ase n	nanadel	men	t
system.				100 11	lanago		
Indicative Exper	iments						
1. Data Definitio	on and Data Manipulation	on Language	I				
2. Constraints	· ·						
3. Single row fu	nctions						
4. Operators an	d group functions						
5. Sub query, vi	ews and joins						
6. High Level La	anguage Extensions - F	Procedures, F	unctions, Cursors a	and T	riggers		
		То	tal Laboratory Ho	urs	30 hou	irs	
Text Book							
1. R. Elmasri &	S. B. Navathe, Fundan	nentals of Da	abase Systems, A	ddisc	on Wesl	ey, 7	<b>7</b> th
Edition, 2016							
Reference Book	S						
1. A. Silberscha 7 <sup>th</sup> Edition 20	itz, H. F. Korth & S. Su 19.	idarshan, Da	abase System Cor	ncept	s, McG	raw	Hill,
2. Raghu Rama	krishnan, Database Ma	anagement S	ystems, Mcgraw-Hi	II, 4 <sup>th</sup>	Edition	, 20	18
3. C.J.Date, A.	3. C.J.Date, A.Kannan, S.Swamynathan," An Introduction to Database Systems", Pearson,						
Eighth Edition, 2006.							
4. Gerardus Blo	kdyk, NoSQL Databas	es A Comple	e Guide, 5STARCo	ooks,	2021		
			_				
Mode of assess	nent: Continuous asse	ssments, FA	Γ				
Recommended by	y Board of Studies	04-03-2022					
Approved by Aca	demic Council	No. 65	Date   17-03-2	022			

BCSE303L Operating Systems L T P C								
			3 0 0 3					
Pre-requisite	NIL	S	yllabus version					
			1.0					
Course Objectives								
1. To introduce	the operating system concepts, designs and p	provide s	kills required to					
Implement the	e services.		votom dooign					
2. To describe the trade-ons between conflicting objectives in large scale system design.								
3. To develop the	e knowledge for application of the various design	issues al	iu services.					
Course Outcom								
On completion of	this course, student should be able to:							
1 Interpret the	avolution of OS functionality structures layers a	nd annly	various types of					
system calls of	f various process states	па арріу	various types of					
2 Design sched	uling algorithms to compute and compare various	schoduli	na criteria					
3 Apply and	and agont inter proce	scrieuuli se and	synchronization					
techniques	analyze communication between inter proce	ss and	Synchronization					
4 Implement n	age replacement algorithms memory man	agement	problems and					
segmentation	age replacement agentime, memory mane	gomon						
5. Differentiate	the file systems for applying different alloca	ation. ac	cess technique					
representing v	virtualization and providing protection and security	to OS.						
Module:1 Intro	duction		3 hours					
Introduction to (	OS: Functionality of OS - OS design issue	s - Stru	cturing methods					
(monolithic, laver	ed. modular. micro-kernel models) - Abstraction	s. proces	ses, resources -					
Influence of secur	rity, networking, and multimedia.	o, p.0000						
Module:2 OS P	rinciples		4 hours					
System calls. Sys	stem/Application Call Interface – Protection: User/	Kernel m	odes - Interrupts					
-Processes - St	ructures (Process Control Block, Ready List	etc.). P	rocess creation.					
management in U	Inix – Threads: User level, kernel level threads an	d thread	models.					
Module:3 Sche	duling		9 hours					
Processes Scheo	Juling - CPU Scheduling: Pre-emptive, non-pre-	emptive	- Multiprocessor					
scheduling – De	adlocks - Resource allocation and manageme	ent <sup>'</sup> - De	adlock handling					
mechanisms: prev	vention, avoidance, detection, recovery.		5					
Module:4 Cond	currency		8 hours					
Inter-process cor	mmunication, Synchronization - Implementing s	ynchroni	zation primitives					
(Peterson's solution	on, Bakery algorithm, synchronization hardware)	- Semapl	nores – Classical					
synchronization p	roblems, Monitors: Solution to Dining Philosophe	rs proble	m – IPC in Unix,					
Multiprocessors a	nd Locking - Scalable Locks - Lock-free coordinat	tion.						
Module:5 Mem	ory Management		7 hours					
Main memory n	nanagement, Memory allocation strategies, Vi	rtual me	mory: Hardware					
support for virtual	memory (caching, TLB) - Paging - Segmentation	ı - Demai	nd Paging - Page					
Faults - Page Rep	placement -Thrashing - Working Set.							
Module:6 Virtu	alization and File System		6 hours					
Mana	agement							
Virtual Machines	- Virtualization (Hardware/Software, Server, Servi	ce, Netw	ork - Hypervisors					
- Container virtua	alization - Cost of virtualization - File system int	terface (	access methods,					
directory structure	es) - File system implementation (directory imple	ementatio	on, file allocation					
methods) - File s	ystem recovery - Journaling - Soft updates - Lo	g-structu	red file system -					
Distributed file sys	stem.							
Module:7 Stor	age Management, Protection and		6 hours					
Secu	irity							
Disk structure an	d attachment – Disk scheduling algorithms (see	ek time, i	otational latency					
⊢based)- System t	means and security – Policy vs mechanism - A	CCESS VS	authentication -					

System protection: Access matrix – Capability based systems - OS: performance, scaling, future directions in mobile OS.

Module:8	Contemporary Issues			2 hours					
		Total Lecture ho	urs:	45 hours					
Text Book	Text Book								
1. Abraha	am Silberschatz, Peter B.	Galvin, Greg Ga	gne, "Ope	erating System Concepts",					
2018,	10 <sup>th</sup> Edition, Wiley, United	States.							
Reference	Books								
1. Andrev	w S. Tanenbaum, "Mode	ern Operating S	ystems",	2016, 4 <sup>th</sup> Edition, Pearson,					
United	Kingdom.								
2. Willian	n Stallings, "Operating S	Systems: Internal	s and De	esign Principles", 2018, 9th					
Editior	, Pearson, United Kingdo	m.		Ç.					
Mode of Evaluation: CAT, Written Assignment, Quiz, FAT									
Recommer	nded by Board of Studies	04-03-2022							
Approved I	y Academic Council	No. 65	Date	17-03-2022					

BCSE303P Operating Systems Lab L T P						С		
						1		
Pre	-requisite	Nil S	yllal	ous v	/ers	ion		
				1.0				
Со	urse Objective	es						
1.	To introduce	the operating system concepts, designs and provide s	skills	req	uirec	to to		
	implement the	services.						
2.	To describe th	e trade-offs between conflicting objectives in large scale s	ystei	m de	sign			
3.	To develop the	e knowledge for application of the various design issues a	nd se	ervice	es.			
Co	urse Outcome	)						
On	completion of	this course, student should be able to:						
1.	Interpret the e	volution of OS functionality, structures, layers and apply	vari	ous	type	s of		
	system calls o	t various process states.						
2.	Design schedi	uling algorithms to compute and compare various scheduli	ng c	riteria	a.	4 ·		
3.	Apply and a	analyze communication between inter process and	syr	icnro	niza	tion		
1	techniques.	and replacement algorithms memory management		blog		and		
4.	implement p	age replacement algonthms, memory management	pro	blen	IS I	and		
	Differentiate	the file systems for applying different allocation as		tor	hnic			
	representing v	irtualization and providing protection and security to OS	.0033			lue,		
	representing v	indulization and providing protection and security to 00.						
Ind	icative Experi	ments						
1	Study of Bas	sic Linux Commands						
2	Implement v	our own bootloader program that helps a computer to boo	tan	05				
3	Shell Progra	mming (I/O Decision making Looping Multi-level branchi	na)	00.				
4	Creating chil	d process using fork () system call. Orphan and Zombie p	roce	ss cr	eatic	'n		
5	Simulation o	f CPU scheduling algorithms (ECES, SJE, Priority and Ro	Ind F	Rohir	<u>טמווכ</u> ו)	<u>,,,,</u>		
6	Implement p	rocess synchronization using semanhores / monitors			<u>')</u>			
7	Simulation o	f Banker's algorithm to check whether the given system is	in sa	afe s	tate	or		
	not. Also che	eck whether addition resource requested can be granted in	nme	diate	lv	0.		
8.	Parallel Thre	ad management using Pthreads library. Implement a data	para		sm			
	usina multi-t	hreading	- I					
9.	Dvnamic me	mory allocation algorithms - First-fit, Best-fit, Worst-fit algo	orithn	ns				
10.	Page Replac	cement Algorithms FIFO, LRU and Optimal						
11.	Implement a	file locking mechanism.						
12.	Virtualizatior	n Setup: Type-1, Type-2 Hypervisor (Detailed Study Repor	t)					
	1	Total Laboratory Hours	<b>i</b> 30	) hou	irs			
Тех	t Book	•						
1.	Fox, Richard,	"Linux with Operating System Concepts", 2022, 2 <sup>nd</sup> Edit	ion,	Chap	omar	า		
	and Hall/CRC, UK.							
Ref	Reference Books							
1.	Love, Robert	"Linux System Programming: talking directly to the kern	el ar	nd C	libra	ry",		
	2013, 2 <sup>nd</sup> Edition, O'Reilly Media, Inc, United States.							
2.	Abraham Silt	perschatz, Peter B. Galvin, Greg Gagne, "Operating Sy	stem	۱ Co	ncep	ots",		
	2018, 10 <sup>th</sup> Ed	ition, Wiley, United States.						
Мо	de of Assessr	nent: Continuous Assessments, FAT						
Red	commended by	/ Board of Studies 04-03-2022						
App	Approved by Academic Council No. 65 Date 17-03-2022							

BCSE304L	Theory of Computation			LT	P	С		
				3 0	<u> </u>	3		
Pre-requisite			Sylla	bus v	ersic	on		
Course Obiectiv				1.0				
Course Objectives								
1. Types of gran	1. Types of grammars and models of automata.							
2. Limitation of C	omputation. What can be and what cannot be	ompute Srmal lan	u. auaaas					
J. LStabilishing C	o. Establishing connections among grammars, automata and formal languages.							
Course Outcom								
On completion or	f this course, student should be able to:							
1. Compare and	analyse different computational models							
2. Apply rigorous	ly formal mathematical methods to prove prop	erties of	langua	qes.				
grammars and a	utomata.		0	5 /				
3. Identify limitati	ions of some computational models and possib	ole metho	ods of p	proving	ther	n.		
4. Represent the	abstract concepts mathematically with notatio	ns.						
Module:1 Intro	oduction to Languages and Grammars				4 ho	urs		
Recall on Proo	f techniques in Mathematics - Overview o	f a Con	nputatic	onal IV	lodel	s -		
Languages and	Grammars - Alphabets - Strings - Operations	s on Lang	guages	, Over	view	on		
Automata								
Module:2 Finit	te State Automata	<u> </u>		· · · ·	8 ho	urs		
Finite Automata	(FA) - Deterministic Finite Automata (DF)	A) - NO	n-deter	ministi	c Fii	nite		
	- NFA with epsilon transitions – NFA without		transitio	on, cor	ivers	sion		
OINFA to DFA, t	Equivalence of NFA and DFA – minimization o	IDFA			7 6 2			
	vian Expressions and Languages		proceio	n and		urs		
overossion to E/	Bioli - FA and Regular Expressions. FA to re	guiar ex	pressio	m anu	negi Ind E	Jiar : A		
Pumping lemma	for regular languages - Closure properties of r	onular la	ar yran nguaga		nu r	A -		
Module:4 Con	text Free Grammars	cgulai la	nguage	<u>,,,</u>	7 ho	urs		
Context-Free G	rammar (CEG) – Derivations - Parse Trees	- Ambi	auitv ir	) CEG	- C	YK		
algorithm – Sim	olification of CFG – Elimination of Useless sy	/mbols. l	Jnit pro	ductic	ins. N	Null		
productions - No	ormal forms for CFG: CNF and GNF - Pumpi	na Lemr	na for (	CFL -	Clos	ure		
Properties of CF	L	0						
Module:5 Pus	hdown Automata			;	5 ho	urs		
Definition of the	Pushdown automata - Languages of a Pus	shdown a	automa	ta – P	owe	r of		
Non-Deterministi	ic Pushdown Automata and Deterministic push	ndown au	itomata					
Module:6 Turi	ng Machine				6 ho	urs		
Turing Machines	as acceptor and transducer - Multi head and	Multi tap	be Turir	ng Mad	chine	:s —		
Universal Turing	Machine - The Halting problem - Turing-Churc	ch thesis						
Module:7 Rec	ursive and Recursively Enumerable quages				6 ho	urs		
Recursive and	Recursively Enumerable Languages, Langu	age tha	t is no	ot Rec	ursiv	/elv		
Enumerable (RE	) - computable functions - Chomsky Hierard	hy – Un	decidat	ole pro	blem	ıs -		
Post's Correspor	ndence Problem	,		•				
Module:8 Con	temporary Issues				2 ho	urs		
	Total Lecture hours:			4	5 ho	urs		
Text Book								
1. J.E. Hopcro	oft, R. Motwani and J.D. Ullman, "Introduc	tion to ,	Automa	ata Th	eory	,		
Languages	and Computation", Third Edition, Pearson Ed	ucation,	India 2	008. I	SBN	:		
978-813172	0479							
Reference Bool	(S							

1.	. Peter Linz, "An Introduction to Formal Languages and Automata", Sixth Edition, Jones &								
	Bartlett, 2016. ISBN: 978-9384323219								
2.	K. Krithivasan and R. Rama, "Introduction to Formal Languages, Automata and								
	Computation", Pearson Education,	2009. ISBN:	978-813	1723562					
Мо	de of Evaluation: CAT, Assignment	, Quiz, FAT.							
Re	Recommended by Board of Studies 04-03-2022								
Ар	Approved by Academic Council No. 65 Date 17-03-2022								

BCSE305L	BCSE305L Embedded Systems L T P C						С		
				3	0	0	3		
Pre-requisite	NIL		Sylla	abu	s ve	ersio	on		
				1	.0				
Course Objective	es								
1. To expose stud	1. To expose students to various challenges and constraints of special purpose computing								
systems in terms	of resources and functional requirements.								
2. To introduce st	udents to various components of typical embed	ded sys	stems	viz.	sei	nsor	S		
and actuators, dat	ta converters, UART etc., their interfacing, prog	rammir	ig env	iron	mer	nt foi	r		
developing any sr	nart systems and various serial communication	protoc	ols for	opti	mal				
components inter	acing and communication.	- P			_				
3. To make stude	nts understand the importance of program mod	eling, o	ptimiz	atio	ך וויים יים	- f-			
rechniques and de	and explored and e	piore va	anous	SOIU	luon	IS IO	r		
real time scheduli	ng issues in terms of resources and deadline.								
Course Outcome	25								
On completion of	this course, students should be able to:								
1. Identify the ch	allenges in designing an embedded system usi	ng vario	ous mi	cro	cont	rolle	ers		
and interfaces		•							
2. To summarie	s the functionality of any special purpose	comput	ing s	yste	m,	and	to		
propose smart	t solutions to engineering challenges at the prot	otype l	evel.						
3. To examine th	e working principle and interface of typical emb	edded	syster	n cc	mp	onei	nts,		
create prograr	nme models, apply various optimization approa	iches ir	Icludin	g si	mula	atior	ר		
environment a	nd demonstration using debugging tools.	4 1 -							
4. To evaluate th	le working principle of serial communication pro	DIOCOIS	and th	eir p	prop	er u	ise,		
as well as to a	analyze the benefits and drawbacks of real-time	e scheo	uling	aigo	nun	ms a	ana		
	acceptable solutions for specific challenges.								
Module:1 Introd	duction				5	i ho	urs		
Overview of Em	bedded Systems, Design challenges, Embed	ided pr	ocess	or t	ech	nolo	gy,		
Hardware Design,	, Micro-controller architecture -8051, PIC, and A	ARM.							
Module:2 I/O In	terfacing Techniques				8	6 ho	urs		
Memory interfacir	ng, A/D, D/A, Timers, Watch-dog timer, Cou	nters, I	Encod	er 8	k De	ecod	der,		
UART, Sensors a	nd actuators interfacing.								
Module:3 Archi	tecture of Special Purpose Computing				6	i ho	urs		
Syste	e <b>m</b> Hariaga Data Canadara kurana Canturia	Deste		- 1- 14					
ATM, Handheid	devices, Data Compressor, Image Capturing		es–Ar	cnite	ectu	re a	and		
Medule: 4 Prog	rameinges & Constraints of special purpose com	puting :	systen	1.	7	'ha	uro		
Evolution of omb	added programming tools. Modelling program	c Cod	o optir	niza	1 tion				
analyzers Progra	mming environment	s, cou	e opui	ΠΖσ	uon	, сс	gic		
Module:5 Real	Time Operating System				8	ho	urs		
Classification of	Classification of Real time system Issues & challenges in RTS Real time scheduling								
schemes- EDF-RMS & Hybrid techniques. eCOS. POSIX. Protothreads.									
Module:6 Embe	edded Networking Protocols				5	i ho	urs		
Inter Integrated	Circuits (I2C), Controller Area Network, Emb	edded	Ether	net	Co	ntrol	ler,		
RS232, Bluetooth, Zigbee, Wifi.									
Module:7 Appli	cations of Embedded Systems				4	ho	urs		
Introduction to er	mbedded system applications using case stu	idies –	Role	in	Agr	icult	ure		
sector, Automoti	ve electronics, Consumer Electronics, In	dustrial	con	trols	s, I	Med	ical		
Electronics.					_				
wodule:8   Conte	emporary issues				2	no	urs		

			Total Lectu	ure hours	: 45 hours				
Tex	Text Book								
1.	Marilyr	n Wolf, Computers as Co	omponents – F	Principles	of Embedded Computing				
	Systen	n Design, Fourth Edition, M	lorgan Kaufman	Publishe	rs, 2016.				
Re	ference	Books							
1.	Embeo	Ided Systems Architecture	, Programming	and Desig	gn, by Raj Kamal, McGraw				
	Hill Ed	ucation, 3e, 2015.							
2.	Embeo	lded System Design A Uni	fied Hardware/S	Sofware Ir	troduction, by Vahid G Frank				
	and Gi	vargis Tony, John Wiley &	Sons, 2009.						
Мо	de of E	valuation: CAT, written as	signment, Quiz,	FAT.					
Re	Recommended by Board of Studies 04-03-2022								
Ар	Approved by Academic Council No. 65 Date 17-03-2022								

BCSE306L	Artificial Intelligence	LTPC				
			3	0	0	3
Pre-requisite	NIL	Syl	labı	IS V	ersi	on
				1.0		
Course Objective	9 <b>5</b>					
1. To impart	artificial intelligence principles, techniques and its histo	ry.		luna		daa
Z. TO assess	tion problem solving and learning methods in			KNC Spai	wied	uge ing
nrohlems	aion, problem solving, and learning methods in	50111	iy e	Ingi	neer	ing
3. To develo	p intelligent systems by assembling solutions to con	ocrete	e co	mpu	utatic	nal
problems					latio	- Tean
•						
Course Outcome	S					
On completion of	this course, student should be able to:					
1. Evaluate A	rtificial Intelligence (AI) methods and describe their fou	undat	ions			
2. Apply bas	ic principles of AI in solutions that require problen	n-solv	ving,	inf	eren	ice,
perception	, knowledge representation and learning.					
3. Demonstra	ate knowledge of reasoning, uncertainty, and knowledge	je re	pres	enta	ation	for
solving rea	al-world problems			- 1:		
4. Analyse ar	nd illustrate now search algorithms play a vital role in pl	robie	m-so	DIVIN	Ig	
Module:1 Intro	duction			6	<u>s ho</u>	ure
Introduction- Eve	Nution of AI State of Art Different Types of A	rtifici	all	ntell	iden	
Applications of	Al-Subfields of Al-Intelligent Agents- Structure of	Inte	lliae	nt .	Adei	nts-
Environments			mge		gei	
Module:2 Probl	em Solving based on Searching			6	3 ho	urs
Introduction to P	roblem Solving by searching Methods-State Space	sear	ch, I	Unir	lforn	ned
Search Methods	- Uniform Cost Search, Breadth First Search- Depth	First	Sea	arch	-Dep	oth-
limited search, Ite	rative deepening depth-first, Informed Search Methods	s- Be	st F	irst :	Sear	℃h,
A* Search						
Module 3 Loca	I Search and Adversarial Search				5 ho	urs
Local Search algo	rithms – Hill-climbing search, Simulated annealing, Ge	netic	Alg	orith	im,	
tic-tac-toe Minima	n. Game frees and Minimax Evaluation, Elementary to available the set a Pruning	vo-pi	ayer	s ga	mes	<i>.</i>
	c and Reasoning			5	۲ ho	urs
Introduction to Log	nic and Reasoning -Propositional Logic-First Order Log	ic-In	l ferer	nce	in Fi	rst
Order Logic- Unifi	cation. Forward Chaining. Backward Chaining. Resolut	tion.		100		
Module:5 Unce	rtain Knowledge and Reasoning			5	hou	ırs
Quantifying Unce	rtainty- Bayes Rule -Bayesian Belief Network- Appro	oxima	ate I	nfer	ence	e in
Bayesian network	S					
Module:6 Plan	ning			7	/ ho	urs
Classical planning	g, Planning as State-space search, Forward search	i, ba	ckwa	ard	sear	ch,
Planning graphs,	Hierarchical Planning, Planning and acting in Nondete	ərmin	istic	dor	nain	s –
Sensor-less Plann	ning, Multiagent planning		-		2 10 0	
Communication	municating, Perceiving and Acting			t Info	s no	urs
Retrieval-Informa	tion Extraction-Percention-Image Formation- Object Re	Cess	nitio	nnio 2	ma	.1011
Module:8 Conte	morary Issues	soug		<u>,</u>	> ho	urs
			_			
	Total Lecture ho	urs:		45	5 ho	urs
Text Book			1			
1. Russell S ar	nd Norvig, P. 2015, Artificial Intelligence - A Modern An	proa	ch. 3	<sup>rd</sup> F	ditio	n.
Prentice Hall.		prouv	, 0		antio	,

Re	Reference Books					
1.	K. R. Chowdhary, Fundamentals of Artificial Intelligence, Springer, 2020.					
2	2 Alpaydin, E. 2010. Introduction to Machine Learning. 2 <sup>nd</sup> Edition, MIT Press.					
Мо	de of Evaluation: CAT, Assignmei	nt, Quiz, FAT				
Re	Recommended by Board of Studies 04-03-2022					
Ар	Approved by Academic Council No. 65 Date 17-03-2022					

BCSE307L Compiler Design L T P (						С			
			3	0	0	3			
Pre-requisite	NIL	Sv	llab	us v	ers	ion			
•				1.0					
Course Objectiv	/es								
1. To provide fundamental knowledge of various language translators.									
2. To make stude	ents familiar with lexical analysis and parsing techniques.								
3. To understand the various actions carried out in semantic analysis.									
4. To make the s	4 To make the students get familiar with how the intermediate code is generated.								
5. To understand the principles of code optimization techniques and code generation.									
6. To provide foundation for study of high-performance compiler design.									
•									
Course Outcom	es								
1. Apply the skills	on devising, selecting, and using tools and techniques t	owa	rds	com	npile	r			
design									
2. Develop langu	age specifications using context free grammars (CFG).								
3. Apply the idea	s, the techniques, and the knowledge acquired for the pu	irpo	se o	f					
developing soft	ware systems.								
4Constructing s	ymbol tables and generating intermediate code.								
5. Obtain insights	on compiler optimization and code generation.								
Module:1 INTF	ODUCTION TO COMPILATION AND LEXICAL ANALY	<u>(SIS</u>	;   7	hou	urs				
Introduction to	LLVM - Structure and Phases of a Compiler-Desig	n I	ssue	es-P	atte	rns-			
Lexemes-Tokens	-Attributes-Specification of Tokens-Extended Regular E	xpre	essi	on- I	Reg	ular			
expression to D	eterministic Finite Automata (Direct method) - Lex - A	A L	exic	al A	naly	/zer			
Generator.									
Module:2 SYN			8	hou	urs				
Role of Parser-	Parse Tree - Elimination of Ambiguity – Top Down P	arsı	ng ·	- Ke	curs	sive			
Descent Parsing	- LL (1) Grammars – Shift Reduce Parsers- Operator Pr	ece	deno	Ce P	arsı	ng -			
LR Parsers, Con	Struction of SLR Parser Tables and Parsing- CLR Parsing	<u>д- с</u>		Pa	sing	<u>]</u> .			
	ANTICS ANALYSIS	4 -	<u>  5</u>	noi	urs				
Syntax Directed I	Definition – Evaluation Order - Applications of Syntax Dir	ecte		rans		/n –			
Syntax Directed	ransiation Schemes - implementation of L-attributed Syl	ntax	Dir	ecte	a				
Definition.				5 60	uro				
Variants of Synta	x trees Three Address Code Types Declarations Di		dur		uis				
Accient State	x liees - Thee Address Code- Types - Decidiations - Fl		tobi	- 25	<u>Cyvit</u>	ch			
Caso Statomonte		лгс	uun	ng-	Swit	.CH			
Modulo:5 COD	Ε ΟΡΤΙΜΙΖΑΤΙΩΝ		6	ho	irc				
	E OF HIMIZATION	ata			urs volve				
Rocio Blocko	Optimization of Basic Placks - Boophale Optimiz	ala							
Basic Blocks -	f Basic Blocks Loops in Flow Graphs Machine Indepen	zalio	ot O	ntim	J D	ion			
	f a païve code generator for a virtual Machine. Security		n U Seki	puin 20. o	lizat f vir	tual			
machine code	a haive code generator for a virtual machine- Security	CH	SOVI	iy u	I VII	luai			
Module:6 COD	EGENERATION		5	ho	ire				
Issues in the design of a code generator. Target Machine. Next-Lise Information - Pegister						ster			
Allocation and Assignment- Runtime Organization- Activation Records									
Module:7 PARALLELISM 7 hours									
Parallelization- A	utomatic Parallelization- Optimizations for Cache Locality	, an	d i						
Vectorization- Do	main Specific Languages-Compilation-Instruction Scher	dulir	 ומ או	nd					
Software Pipelini	ng- Impact of Language Design and Architecture Evolution	on o	n C	omn	ilers				
Static Single Ass	ianment			P					
Module:8 Cont	emporary Issues		2	ho	urs				
					-				

	Total Lecture hours: 45 hours								
Tex	Text Book(s)								
1.	A. V. A	Aho, Monica S. Lam, Rav	i Sethi and Jeffre	ey D. Ullm	an, Compilers:	Principles,			
	technic	ues, & tools, 2007, Secor	nd Edition, Pears	on Educat	ion, Boston.				
Ret	ference	Books							
1.	Watsor	n, Des. A Practical Approa	ach to Compiler C	Constructio	on. Germany, Sj	oringer			
	Interna	tional Publishing, 2017.							
Мо	Mode of Evaluation: CAT, Quiz, Written assignment and FAT								
Re	Recommended by Board of Studies 04-03-2022								
Ар	proved b	y Academic Council	No. 65	Date	17-03-2022				

BCSE307P	C	Compiler Design Lab									
				0 0 2 1							
Pre-requisite				Syllabus version							
				1.0							
Course Objectives											
1. To provide fundam	ental knowledge of	f various langua	ge translators.								
2. To make students	familiar with phase	s of compiler.									
3. To provide foundat	ion for study of hig	h-performance	compiler design.								
Course Outeense											
1 Apply the skills on	dovising colocting	and using tools	and techniques	towarda compilar							
dosign	1. Apply the skills on devising, selecting and using tools and techniques towards compiler										
2 Develop language	specifications usir	na context free a	rammars (CEG)								
3. Apply the ideas, th	e techniques, and	the knowledge a	acquired for the r	ourpose of							
developing software	e svstems.	and hardward go a									
4. Constructing symb	ol tables and gene	rating intermedia	ate code.								
5. Obtain insights on	compiler optimizati	ion and code ge	neration.								
Indicative Experime	nts										
1. Implementation	on of LEXR using L	LVM.									
2. Implementation	on of handwritten p	arser using LLV	M								
3. Generating co	ode with the LLVM	backend.									
4. Defining a rea	al programming lan	iguage.									
5. Write a recu	rsive descent par	ser for the CF	G language and	d implement it using							
LLVM.			. La constant de las Aleres								
6. Write a LR pa	arser for the CFG la	anguage and im	plement it in the	USING LLVIVI.							
7. Intro to Flex a	nu bison	a that tarminativ	a a atatamant y	with ", h" instand of "."							
results in the	output being printe	d in binary	ig a statement v	with , b instead of ,							
8 Using UVM-	style RTTI for the L	ST and Genera	ting IR from the	ΔST							
9 Converting ty	pes from an AST d	lescription to LL	VM types	A01.							
10. Emitting asse	mbler text and obj	ect code.	vivi typeo.								
		Tot	al Laboratory H	lours 30 hours							
Mode of assessment	: CAT, FAT		<b>,</b>								
Text Book(s)	,										
1 Learn LLVM 1	2: A beginner's g	uide to learnin	g LLVM compile	er tools and core							
libraries with C	++										
Reference Books											
1. Watson, Des.	A Practical Appro	bach to Compile	er Construction.	Germany, Springer							
International P	ublishing, 2017.										
Recommended by Bo	pard of Studies	04-03-2022									
Approved by Academ	nic Council	No. 65	Date   17-03	3-2022							

BCSE308L	Computer Networks			L	T	Ρ	С		
	•			3	0	0	3		
Pre-requisite	NIL		Syl	abu	s ve	rsic	n		
			-		1.0				
Course Objective	es	•							
1. To build an ur	iderstanding among students about the funda	mental c	conce	pts c	of co	mpu	ıter		
2 To help stude	2 To belo students to acquire knowledge in design, implement and analyze performance of								
OSI and TCP-	IP based Architectures	t and an	ary20	pon	onne		. 01		
3. To identify th	e suitable application laver protocols for s	specific	appli	catio	ns a	and	its		
respective sec	respective security mechanisms.								
Course Outcome	9S								
On completion of	this course, student should be able to:								
1. Interpret the d	ifferent building blocks of Communication netw	work and	lits ar	chite	ectur	e.			
2. Contrast differ	ent types of switching networks and analyze t	he perfo	rmano	ce of	net	worł	<		
3. Identify and ar	nalyze error and flow control mechanisms in da	ata link l	ayer.						
4. Design sub-ne	etting and analyze the performance of netwo	ork layer	with	vari	ous	rout	ing		
protocols.									
5. Compare varie	ous congestion control mechanisms and ident	ify appro	priate	e trar	nspo	rt la	yer		
protocol for re	al time applications with appropriate security r	nechanis	sm.						
Module:1 Netw	orking Principles and Layered				6	ho	urs		
Archi	tecture								
Data Communicat	tions and Networking: A Communications Mod	lel – Dat	a Cor	nmu	nicat	tion	s -		
Evolution of netwo	ork, Requirements , Applications, Network Top	ology (L	ine co	onfig	urati	ion,			
Data Flow), Proto	cols and Standards, Network Models (OSI, TC	CP/IP)							
Module:2 Circu	it and Packet Switching				7	ho	urs		
Switched Commu	nications Networks – Circuit Switching – Pack	et Switcl	hing –	- Coi	mpar	risor	ר		
of Circuit Switchin	g and Packet Switching – Implementing Netw	ork Softv	ware,	Netv	vorki	ing			
Parameters(Trans	mission Impairment, Data Rate and Performa	nce)							
Module:3 Data	Link Layer				8	ho	urs		
Error Detection ar	d Correction – Hamming Code , CRC, Check	sum- Flo	w coi	ntrol					
mechanism – Slid	ing Window Protocol - GoBack - N - Selective	Repeat	- Muli	iple.	acce	ess			
Aloha - Slotted Al	oha - CSMA, CSMA/CD – IEEE Standards(IEI	EE802.3	(Ethe	ernet	),				
IEEE802.11(VVLA	N))- RFID- Bluetooth Standards				0	h a i			
IDV/4 Address Sp/	ork Layer	loop Ada	Iroooi	22	0 Not	no	urs		
Addross Translati	ace - Notations - Classifi Addressing - Class	headar f	aressi	ng –	neu	won	۲ ۱		
Module:5 Pouti	ing Protocols	leauer i	Jinai		6	ho	ure		
Routing-Link State	and Distance Vector Routing Protocols- Imp	lomontat	ion-P	orfo	- man		115		
Analysis- Packet	Fand Distance vector Routing Protocols- Impl	lementai		eno	mai	100			
Module:6 Trans	sport Laver				5	ho	urs		
TCP and UDP-Co	ngestion Control-Effects of Congestion-Traffic	Manad	ement	-TC	P	1101	<u>ui 5</u>		
Congestion Contr	ol-Congestion Avoidance Mechanisms-Queuir	na Mech	anism	IS-0	' S				
Parameters		ig moon	annon		00				
Module:7 Appli	cation laver				3	ho	urs		
Application laver-	Domain Name System-Case Study : FTP-HTT	P-SMTF	-SNI	1P					
Module:8 Cont	emporary Issues	_			2	ho	urs		
	Total Lecture hours:				45	ho	urs		
Text Book		=							
1. Behrouz A.	Forouzan, Data communication and Netwo	orking, 5	th Eo	ditior	n, 20	U17,			

	McGraw Hill Education.							
Ref	Reference Books							
1.	. James F. Kurose and Keith W.Ross, Computer Networking: A Top-Down Approach, 6th							
	Edition, 2017, Pearson Education.							
2.	William Stallings, "Data and Computer Communication", 10th Edition, 2017, Pearson,							
	United Kingdom.							
Mode of Evaluation: CAT, Written Assignment, Quiz, FAT								
Red	Recommended by Board of Studies 04-03-2022							
Ар	proved by Academic Council	No. 65	Date	17-03-2022				

BCSE308P	C	computer Networ	ks Lab		L	Τ	Ρ	С
					0	0	2	1
Pre-requisite	NIL			Syll	abu	s ve	ersio	'n
					1	.0		
Course Obje	tives							
1. To build a	understanding amo	ng students about	the funda	mental conce	pts o	of co	ompi	uter
networkin	, protocols, architectu	ires, and applicati	ons.					
2. To help st	idents to acquire kno	wledge in design,	implemen	t and analyze	perf	orm	ance	e of
	JP-IP based Architec	tures.		· · · · · · · · · · · · · · · · · · ·				·4
3. To identil	the suitable applic	ation layer proto	ocois for	specific appli	catio	ns	and	Its
	security mechanisms							
On completie	of this course stude	nt should be able	to:					
1 Interpret t	of this course, stude	ocks of Communi	cation net	work and its a	rchite	actu	r۵	
2 Contrast o	fferent types of switcl	ning networks and	l analyze t	he performan	ce of	fnet	tworl	ĸ
3. Identify an	d analyze error and fl	ow control mecha	nisms in d	ata link laver.	00 01			`
4. Design su	o-netting and analyze	e the performance	e of netwo	ork laver with	vari	ous	rout	tina
protocols.				,				
5. Compare	arious congestion co	ntrol mechanisms	and ident	ify appropriate	e trai	nspo	ort la	yer
protocol fo	r real time application	s with appropriate	e security r	nechanism.				
Indicative Ex	periments							
1. Study of	Basic Network Comm	nands, Demo sess	sion of all r	networking ha	rdwa	ire a	and	
Functior	alities							
2. Error de	ection and correction	mechanisms						
3. Flow co	trol mechanisms							
4. IP addre	ssing Classless addre	essing						
5. Observi	g Packets across the	network and Perf	ormance /	Analysis of Ro	uting	j pro	otoco	JIS
6. Socket	rogramming(ICP and	UDP) - Some ch	allenging e	experiments c	an b	e gr	ven	on
Z Simulati	ogramming	ratacola						
8 Simulati	n of Transport laver [	Protocols and ana	lysis of co	ngestion cont	rol to	chn	iaua	
in netwo	n or fransport ayer r ∿k		19515 01 00	ngestion cont	Unte	CIIII	ique	5
9 Develop	a DNS client server to	resolve the aive	n host nan	ne or IP addre	22			
			tal Labor	atory Hours	30	hou	rs	
Text book					00	1100	10	
1 W.Richard	Stevens, Uix Netwo	rk Programming, 2	2ndEdition	, Pearson Edu	ucati	on,	2015	5.
Mode of ass	ssment: Continuous	assessment, FAT				.,.		
Recommende	d by Board of Studies	04-03-2022						
Approved by	cademic Council	No. 65	Date	17-03-2022				

DOOLJUJE	Cryptography and Network Security	L	Т	P	С
		3	0	0	3
Pre-requisite NIL		Sylla	abus	versi	on
Course Objectives			1.0	)	
1 To explore the con	cents of basic number theory and cryptographic to	chnia	100		
2 To impart concept (	of Hash and Message Authentication. Digital Sign	atures	and		
authentication prote	acols.	atur 63	anu		
3. To reveal the basic	s of transport laver security. Web Security and var	ious tv	vpes d	of	
System Security.			/		
Course Outcomes					
On completion of this c	ourse, students should be able to:				
1. To know the fundar	nental mathematical concepts related to security.				
2. To understand cond	cept of various cryptographic techniques.		nnling	tiona	
3. To apprenent the a	tale of Transport layer security, web security. E M	ous a ail Sov	pplica	and I	
Security			Junty	anu i	
Module:1 Fundamer	ntals of Number Theory			5 ho	urs
Finite Fields and Numb	per Theory: Modular arithmetic, Euclidian Algorithn	ı, Prin	hality	Testir	ng:
Fermats and Eulers the	eorem, Chinese Reminder theorem, Discrete Loga	rithms	i.		
Module:2 Symmetrie	c Encryption Algorithms			7 ho	urs
Symmetric key cryptog	raphic techniques: Introduction to Stream cipher, I	SIOCK	ciphei	DES	5,
Module:3 Asymmetri	ric Encryption Algorithm and Key Exchange			8 ho	ure
Asymmetric key crypto	graphic techniques: principles, RSA, ElGamal, Elli	ptic C	urve	0 110	u13
cryptography, Homomo	orphic Encryption and Secret Sharing, Key distribu	tion a	nd Ke	y	
exchange protocols, Di	iffie-Hellman Key Exchange, Man-in-the-Meddle A	ttack			
Module:4 Message I	Digest and Hash Functions			5 ho	urs
Requirements for Hash	Functions, Security of Hash Functions, Message	Diges	t (MD	5),	
Secure Hash Function	(SHA),Birthday Attack, HMAC	0		,	
Module:5 Digital Sig	nature and Authentication Protocols			7 ho	urs
Authentication Require	ments, Authentication Functions, Message Auther	nticatio	on Co	des,	
Digital Signature Authe	entication, Authentication Protocols, Digital Signatu	ire Sta	indar	ds, R	SA
Digital Signature, Eigar	nal based Digital Signature, Authentication Applic	ations	: Kerc	eros,	
X.509 Authentication 5					
Module:6 Transport	Layer Security and IP Security			4 ho	urs
Architecture Encansul	ating Payload Security	vervie	ew: IP	Sect	inty
Module:7 E-mail, We	eb and System Security			7 ho	urs
Electronic Mail Security	y, Pretty Good Privacy (PGP), S/MIME, Web Secu	rity: W	/eb S	ecurit	у
Considerations, Secure	e Electronic Transaction Protocol	Doci	an Dr	incink	~~
Trusted Systems	ection, Password Management, Firewalls. Firewal	Desi	yıı Fi	ncipi	35,
Module:8 Contempo	orary Issues			2 ho	urs
	Total Lecture hours:		4	l5 ho	urs
Text Book					
1. Cryptography and	Network Security-Principles and Practice, 8th Ed	ition, t	by Sta	allings	3

	William, published by Pearson, 2020								
Reference Books									
1.	. Cryptography and Network Security, 3 <sup>rd</sup> Edition, by Behrouz A Forouzan and Depdeep								
	Mukhopadhyay, published by McGrawHill, 2015								
Мо	de of Evaluation: CAT, written as	ssignment, Quiz,	and FAT						
Red	commended by Board of Studies	04-03-2022							
Арр	proved by Academic Council	No. 65	Date	17-03-2022					

BC	SE309P	Cryptogra	phy and Netwo	ork Securit	k Security Lab				С
		,			,	0	0	2	1
Pre	-requisite	NIL			S	/llabi	js v	ersi	on
							1.0		
Со	urse Objective	S							
1.	Understand va	rious Private and P	ublic Key crypt	ographic alg	gorithms.				
2.	To learn about	hash functions and	digital signatu	re algorithm	าร				
3.	Acquire knowle	edge in various net	work security m	nodels					
Col	urse Outcome								
	completion of t	nis course, student	s should be ab	IE IO: ag atapdard	anuntaarank	ia lihi			
'.	functions	ous ciprier techniqt	ues without usi	ng standard	cryptograpi		ary		
2	Develop the va	prious bash function	e and digital si	anatura ala	orithms for d	ifforo	nt		
2.	applications		is and digital si	griature alg		mere			
3.	Develop variou	is secured network	ing-based appl	ication					
			5						
Ind	icative Experii	ments							
1.	Consider a se	ender and receiver v	who need to ex	change dat	a confidentia	illy us	sing		
	symmetric en	cryption. Write prog	ram that imple	ments DES	encryption a	and d	ecry	ptio	n
	using a 64 bit	t key size and 64 bi	it block size						
2.	Consider a se	nder and receiver v	who need to ex	change dat	a confidentia	illy us	sing		
	symmetric en	cryption. Write prog	fram that imple	ments AES	encryption a	and de	ecry	ptior	า
3	Develop an ch	20/200 DILS KEY SIZE	e and 64 bit bio	CK SIZE.					
4	Develop all Ci	)5 hash algorithm t	hat finds the M	lessane Aut	hentication (	Code	(MA	$\overline{(0)}$	
5	Find a Messa	ge Authentication (	Code (MAC) for	given varia	ble size mes	sade	bv	usin	a
Ŭ	SHA-128 and	SHA-256 Hash ald	orithm	given vana		Jougo	<i>S</i>	aoin	9
	Measure the	Time consumptions	for varying me	essage size	for both SHA	۹-128	and	d SH	IA-
	256.		, ,	Ũ					
6	Develop the D	Digital Siganture sta	andard(DSS)for	verifying th	e legal com	nunic	atin	g	
	parties								
7	Design a Diffi	e Hellman multipart	ty key exchang	e protocol a	ind perform	Man-	in-th	ne-	
	Middle Attack			·					
8	Develop a sin	ple client and serv	er application L	ising SSL s	ocket comm	unica	tion	•••	
9	Develop a sin	iple client server m	odel using telr	net and capt	ure the pack	ets tr	ans	mitte	эd
	with tshark A	nalyze the pcap file	e and get the tr	ansmitted o	iata (piain te	xt) us	ing	any	
	Implement the	ing ilbrary. Saboyo scopario, u	ncing SSU and	obsorva the	a data				
10		b application that in	nnlements ISC	N web toke	z uala				
		s application that if		otal Labor	atory Hours	30	hoi	irs	
Mo	de of assessm	ent: Continuous A	ssessment. FA		atory noure	. 00	100		
Rec	commended by	Board of Studies	04-03-2022	•					
Apr	proved by Acad	emic Council	No. 65	Date	17-03-2022	2			

BCSE310L	_ 1	IoT Architectures and Protocols		L	TP	С	
						3	
Pre-requisit	te	NIL	Sylla	bus	versi	on	
				1.	0		
Course Obj	ectiv	es					
1. To tech 2. To a 3. To a Course Out	impa nnolog analyz exploi	rt knowledge on the infrastructure, sensor technolog gies of Internet of Things. ze, design and develop solutions for Internet of Things. re the real-life aspects of Internet of Things.	ies an	d ne	etworki	ing	
At the end of	f this	course student will be able to:					
<ol> <li>Identify the hardware and software components, challenges of Internet of Things.</li> <li>Assess different Internet of Things technologies and their applications.</li> <li>Design basic circuits using sensors interfacing, data conversion process and shield libraries to interface with the real world.</li> <li>Build and demonstrate the project successfully by sensor requirements, coding, emulating and testing.</li> </ol>							
Markelard					<b>5</b> 1		
					<u>5 nol</u>	urs	
Definition ar Design of Io	nd Ch T - Lo	aracteristics of Internet of Things (IoT) - Challenges and ogical Design of IoT - IoT Functional Blocks.	d Issue	es - I	hysica	al	
Modulo:2		Communication Architectures and Protocols			7 hou	Irc	
Control Unit		ammunication modulos Plustoath Zighos WiEi (			7 HOU	ala	
	5 — С / D Л NI	PDI CoAP) MOTT Wired Communication Power	Source			015	
	FAIN	, NFL, COAF) = MQTT - When Communication - FOWER	Source	5.			
Module:3	Tech	nologies Behind IoT			5 hoi	irs	
Four pillars (	of IoT	naradiam: RFID Wireless Sensor Networks Supervis	ory Co	ntro	Dhre I	ata	
Acquisition	(SCA	ADA) - M2M - IoT Enabling Technologies: BigDat	a Ana	alvtic	s Cla	aid	
Computing	Embe	edded Systems		ayuc	3, OIC	Juu	
oompaang,							
Module:4	Prog	ramming the Microcontroller for IoT			5 hou	urs	
Working prin	ncinle	s of sensors – IoT deployment for Raspherry Pi /	'Arduin	o/Fo	nuivale	nt	
platform – R	Readii	ng from Sensors Communication: Connecting microco	ntrolle	r wit	h moh	nile	
devices - Co	ommu	inication through Bluetooth - WiFi and USB - Contiki OS	6 - Coo	ia Si	mulato	or.	
Module:5	Reso	ource Management in IoT			5 hou	urs	
Scalability: N	Vetwo	ork Configuration Protocol Open vSwitch Database Mai	nagem	ent	Protoc	ol -	
Routing and	Prote	ocols: Collection Tree, LOADng	lagoin	ont	10100	01	
riouting and							
Module:6	loT to	o Web of Thinas			9 hou	urs	
Scope of W	eb of	Things (WoT) – IoT Data Management: Set up cloud	enviro	nme	nt. Clo	oud	
access from Maturity Mod	sens del - I	sors, Data Analytics Platforms for IOT- Resource Identii REST API.	fication	: Ri	chards	on	
Madular	A	instinue of loT	<u> </u>		7		
	Appl	IGALIONS OF IOT	0 ort f -			urs	
Business mo	odels	Tor IoT - Green energy buildings and intrastructure - Sn	nart fai	min	g - Sm	art	
retailing and	sma	art neet management					
Modulare	Cant	omporary loculos	<u> </u>		2	UK C	
woaule:8	Cont					urs	
		I otal Lecture ho	urs:		45 NOI	urs	

17-03-2022

Tex	<pre>ct Book(s)</pre>								
1.	Simone Cirani, Gianluigi Ferrari, Marco Picone, Luca Veltri. Internet of Things:								
	Architectures, Protocols and Standards, 2019, 1 <sup>st</sup> Edition, Wiley Publications, USA.								
Ref	Reference Books								
1.	Bahga, Arshdeep, and Vijay Madisetti. Internet of Things: A Hands-on Approach,								
	2014,1 <sup>st</sup> Edition, Universities press, India.								
	Vlasios Tsiatsis, Jan Holler, Catherine Mulligan, Stamatis Karnourskos and David Boyle.								
2.	Internet of Things: Technologies and Applications for a New Age of Intelligence, 2018,								
	2 <sup>nd</sup> Edition, Academic Press, USA.								
Mo	de of Evaluation: CAT Written Assignment Quiz EAT Project								
1010									
Red	commended by Board of Studies 04-03-2022								

No. 65

Date

Approved by Academic Council

BCSE311L	Sensors and Actuator Devices	L	Т	Ρ	С	
			2	0	0	2
Pre-requisite	NIL	Syl	labı	is ve	ersio	on
				1.0		
Course Objectiv	es					
1. To create a c	onceptual understanding of the basic principles of se	nsors,	act	uato	rs, a	and
their operation	าร					
2. To analyze th	e real-world problems and provide solutions using sen	sors a	nd a	ictua	itors	;
3. To promote a	wareness regarding recent developments in the fields	of ser	nsor	s and	d	
actuators						
0						
Course Outcom						
At the end of this	course, student will be able to:					
1. Classify d	Interent Sensors & Actuators based on various phys	ical p	nen	ome	na a	and
	te their performance characteristics	~ ~ " ~ ~	م ام ما			. 10
2. Analyze tr	ne working principles of thermal, optical & electric sens	sors a	ina a	actua	ators	\$ 10
2 Interpret t	he functional principles of magnetic thermal & Chemic		acor	c	Ч	
3. Interpret t	to interpret their mathematical model	ai sei	1501	5 ан	u	
4 Select the	a relevant sensors and actuators to design real-time	data a	acau	isitic	n fr	om
ambience	via case studies		loqu	ionae		0111
Module:1 Over	view of Sensors and Actuators			4	l ho	urs
The five senses:	vision, hearing, smell, taste, and touch - Definitions: S	Senso	rs &	Actu	lator	rs –
Overview of Sens	sor and Actuator classifications – Performance charac	teristi	cs o	f Sei	nsor	s &
Actuators: Transf	er Function, Range, Span, Input and Output Full Sc	cale, F	Reso	olutic	on, a	and
Dynamic Range -	Calibration & Reliability					
Module:2 Tem	perature Sensors and Thermal Actuators			3	3 ho	urs
Thermoresistive	sensors: Thermistors, Resistance temperature, and	silico	n re	esisti	ive	
sensors – Therm	oelectric sensors - Other Temperature sensors: Opt	ical a	nd A	cou	stica	al —
Thermomechanic	al Sensors and Actuators – Case study: Breath analyze	r usin	g tei	mpe	ratu	re
Module:3 Opti	cal Sensors and Actuators			4	l ho	urs
Principles of Opt	ics: Optical units – Quantum effects – Quantum-bas	ed Op	otica	l ser	nsor	s –
Photoelectric ser	nsors – Charge coupled device (CCD) based – Th	erma	l-bas	sed	Opti	ical
sensors – Active	infrared (AFIR) sensors – Optical Actuators – Case	e stud	ly: L	iquio	א te	vel
Indicator using O	otical Sensors					
Module:4   Elec	tric and Magnetic Sensors and Actuators			4	ho	urs
Principles of Elec	tric and Magnetic fields: Basic units – The Electric field	d: Cap	acit	ive S	Sens	ors
& Actuators – N	lagnetic sensors and actuators – Magnetoresistanc	e — ľ	vlagi	neto	Stric	tive
Sensors and Actu	Jators – Magnetometers – Magnetic actuators: voice C		ctua	iors,		lors
as Actuators & M	haghelic Solehold Actualors and Maghelic valves –	Case	30	lay:	Spe	ea
	hanical Sensors and Actuators			5	<u>i ho</u>	urs
Definitions and u	namear bensors and Actuators	rain G	Sond	<u> </u>		ntilo
Sensors – Accel	erometers: Canacitive Accelerometers Strain Gau	ne Δr	rele	rom	otor	s &
Magnetic Accele	rometers – Pressure Sensors: Mechanical Piezore	sistive	C.	apar	zitive	2 Q
Magnetic – Velo	city sensing – Inertial sensors and actuators		, 0	apat		~ ~
Mechanical or Ro	otor & Optical Gyroscopes – Case study: Tire-pressu	re mo	onito	rina	svst	tem
using smart sens	ors			3		
Module:6 Acor	ustic Sensors and Actuators			3	s ho	urs

Definitions and units – Elastic waves and their properties – Microphones: Carbon, Magnetic, Ribbon and Capacitive Microphones – Piezoelectric effect – Piezoelectric Sensors – Acoustic Actuators: Loudspeakers, Headphones and Buzzers - Magnetic and Piezoelectric –Ultrasonic sensors and actuators – Case Study: Ultrasonic parking system

Maa		Chamical Canaara and	Actuatora			E hours			
IVIOO	iule:/	Chemical Sensors and	Actuators			5 nours			
Che	mical u	units and Definitions – Elect	rochemical se	nsors: Me	etal Oxide Sensor	s and Solid			
Elec	Electrolyte Sensors – Potentiometric smart sensors: Glass Membranes, Soluble Inorganic Salt								
Membrane and Polymer - Immobilized Ionophore Membranes sensors – Thermochemical,									
Opti	cal, Ma	ass humidity gas sensors -	Chemical Actu	uators: Th	e Catalytic				
Con	verter -	The Airbag System using s	mart sensors	<ul> <li>Case st</li> </ul>	udy: Water quality	/ monitoring			
svst	em	5, 5			, i ,	5			
Mod	lule:8	Contemporary Issues				2 hours			
				Total	Lecture hours:	30 Hours			
-									
Text	t Book	(S)							
1.	Nathar	n Ida, "Sensors, Actuato	rs and their	Interfac	es - A Multidis	sciplinary			
	Introdu	ction", 2020, 2 <sup>nd</sup> Edition, IET	, United Kingd	om.					
Refe	erence	Books							
1.	Jacob	Fraden, "Handbook of Mo	dern Sensors	Physics,	Designs, and Ap	oplications",			
	2016. 5	5 <sup>th</sup> Edition, Springer, Switzer	land.	<b>,</b> ,	0 / 1	• •			
2.	Subha	s Chandra Mukhopadhya	v. Octavian	Adrian	Postolache, Kri	shanthi P.			
	Javasu	indera Akshva K Swain "	Sensors for F	vervdav I	ife Environmenta	Land Food			
	Engine	pering" 2017 Volume 23 Sn	ringer Switzer	land					
Mod		voluction: CAT / Mritton Acci	anmont / Quiz						
		aluation. CAT / Whiteh Assi		/ FAI					
Rec	ommer	ided by Board of Studies	04-03-2022						
Аррі	roved b	y Academic Council	No. 65	Date	17-03-2022				

BCS	SE311P	Sensors and Actuator Devices Lab					L	Т	Ρ	С
<u> </u>							0	0	2	1
Pre	-requisite	NIL				Syll	abu	s ve	rsio	n
								0.1		
Οοι	urse Objective	S								
	1. To create	a conceptual under	standing of th	ie basic	orinciples c	of sens	ors,	acti	Jato	rs,
	and their o	perations			<i>.</i>					
	2. To analyze	e the real-world pro	blems and pr	ovide sol	utions usin	ig sens	sors	and		
	actuators		ding recent de	walanma	nto in the f	fielde			<b>r</b> 0 0	۳d
	3. TO promote	e awareness regard	ang recent de	evelopme	ints in the	neius (	JI SE	enso	is a	na
Сог	Irse Outcome									
At t	he end of this c	ourse, student will b	be able to:							
/	1. Classify dif	ferent Sensors & A	Actuators bas	ed on va	rious phys	ical ph	nenc	mer	าล ล	nd
	learn variou	us sensor calibration	n techniques			iour pi			101 0	a
	2. Select the	relevant sensors a	nd actuators t	o design	real-time	data a	cqui	sitio	n fro	om
	ambience v	via case studies		5						
Indi	icative Experir	nents								
1.	Hands-on wit	h the Arduino Prog	gramming En	vironmer	it (IDE) an	d the				
	different Sens	sors and Actuators a	available with	the Ardui	no Kit					
2.	Design a data	a logger with differe	ent types of s	ensors a	nd learn va	arious				
	sensor calibra	ation techniques								
3.	Design and	implementation of	f Breath anal	<i>yzer</i> usir	ng tempera	ature				
4	sensors					1				
4.	Design and ir Sensor <b>s</b>	nplementation of L	iquid Level Ind	dicator u	sing optica	1				
5.	Design and in automobile	nplementation of od	lometer protot	ype to se	ense speed	of an				
6.	Design and i pressure	mplementation of	a prototype t	o monito	or real-time	e tire-				
7.	Develop and	validate a prototype	for sensing F	H and hu	umidity					
	parameters us	sing polymer-based	l sensors							
8.	Design and	demonstrate a wa	ater quality r	nonitoriı	ng system	1				
9.	Demonstrate	e a simple parking	g system usi	ng ultra	sonic sen	sors		_		
-				Total L	aboratory l	Hours	30	hοι	irs	
Iex					Jalia er (l	۸ سواریا		al		
1.	Raspberry P	ann, "A Hands-On 2i", 2018, 1 <sup>st</sup> Edition,	Course in S CRC Press, I	ensors I Jnited St	Jsing the A ates.	Arduino	o ar	d		
Ref	erence Books									
1.	Inamuddin, I	Rajender Boddula,	Abdullah M. A	siri, "Actu	ators and	Their A	\ppli	catio	ons:	
	Fundamenta	als, Principles, Mat	erials, and Er	nerging	Technologi	es", 20	020,	1 <sup>st</sup>		
-	Edition, Wile	ey-Scrivener, United		A 1.1	and for Fr	-		- d		
Z.	Peng Znang		Villiam Andre	A Hand	DUOK TOP EP	igineei	is a	IQ		
Mod	I Researchers	$r \sim C\Delta T / Mid_Tarm I$		ew mc, U		ა.				
Rec	commended by	Board of Studies	04-03-2022		47.00.000					
Арр	proved by Acad	emic Council	NO. 65	Date	17-03-202	22				

BCSE312L	Programming for IoT Boards   L   T   P   C						
	NII						
Pre-requisite			Syllar	$\frac{1}{1}$	ver:	sion	
Course Objectives							
1. To introduce Ir	nternet of Things (IoT) environment and its techn	ologies fo	or des	ignii	na s	mart	
systems	<b>ö</b> ( )	0		Ū	Ũ		
2. To explore op	pen-source computer hardware/software platform	, develop	oment	anc	1		
debugging enviro	onment, programming constructs and necessary I	ibraries					
3. TO learn embe	dued programming constructs and real time syste	51115					
Course Outcom	e						
At the end of this	course, student will be able to:						
1. Investigate va	rious challenges and explore open source hard	ware pro	totypir	ng p	latfo	orms	
for designing IoT	devices					h : - 1 - 1	
2. Understand ba	asic circuits, sensors and interfacing, data conv	ersion p	roces	s an	ia s	niela	
3. Program SBC	by exploring protocols, data conversion process.	API and	expar	nsio	n bo	bards	
for practical IoT of	devices using Python						
4. Learn embedo	ded programming constructs and constraints in	real time	e syste	ems	for	real	
world socio-econ	omic problems						
	cosystem				3 h	ours	
Challenges and	Levels of implementation - Enabling Technologie	s - Overv	iew of	Pro		ssina	
Elements and Pe	ripherals					, en ig	
Module:2 Prog	ramming for Prototyping Boards				4 h	ours	
Environment: Bo	ard, IDE, shields – Programming: syntax, variab	les, type	s, ope	rato	rs,		
constructs and fu	Unctions – Sketch: skeleton, compile and uploa	d, acces	sing p	oins	-		
Module:3 Inter	facing for Prototyping Boards				5 h	ours	
Circuits: design,	wiring, passive components - sensors and actua	ators: inte	erfacir	ng, r	ead	and	
write - software li	braries – shields - interfacing and libraries			-			
Module:4 Prog	ramming for Single Board				4 h	ours	
Board schematic	- setup - configure and use - OS implications:	linux - t	basics	, file	sy	stem	
and processes -	shell CLI – GUI - Programming API's - RPi.GPI	O - PWN	/I libra	ry to	o ac	cess	
pins - I kinter.	facing with Single Board Computers				5 h	ours	
Networking - Inte	rnet Connectivity - Standard Internet Protocols - I		CoAP	- Ne	5 n	rking	
Socket Interface	- Cloud - Public APIs and SDK's for accessi	ng cloud	servi	Ces	- 5	Social	
Network APIs - I	nterfacing - sensors and actuators - Pi Camera	a - Servo	- AP	ls fo	or		
data conversion.							
Module:6 Emb	edded Programming and RTOS				4 h	ours	
MCU – GPIO –	WDI - timers/counters - I/O - A/D - D/A - PWI	VI – Inter	rrupts		lem	ory -	
	ation OART - 12C - SFT - Penpheral Interfacing C ads (POSIX Threads) - thread preemption - Pro	emntive	Task	ype: Sc	s – ι hed	.asks ulina	
Policies - Priority	Inversion - Task communication - Task Synchror	nization is	ssues	- ra	cing	and	
deadlock - binary	deadlock - binary and counting semaphores (Mutex example) - choosing RTOS						
Module:7 Real	World Projects				3 h	ours	
IOI Integrated Pi	rimary Health Care - Face Detection by AI - Clo	oud IoT S	Systen	ns fo	or S	mart	
control	an nome Gaugets - Autonomous Car reatures	- speed	anu n	un	me	пыту	
Module:8 Cont	emporary Issues				<b>2</b> h	ours	
	Total Lecture hours:			3	30 h	ours	

Tex	kt Book(s)					
1.	Yamanoor, Sai, and Srihari Yamanoor. Python Programming with Raspberry Pi,					
	2017, 1st edition, Packt Publishing Ltd,. UK					
Re	ference Books					
1.	Donald Norris, The Internet of Things: Do-It-Yourself Projects with Arduino, Raspberry	ſy				
	Pi, and BeagleBone Black, 2015, 1st edition, McGraw Hill Education, India					
2.	Marco Schwartz, Home Automation with Arduino, 3rd edition, Open Home Automation	'n				
	2014. Schwartz, Marco. Internet of things with arduino cookbook, 2016, 1st edition	n,				
	Packt Publishing Ltd., UK					
3.	Kooijman, Matthijs. Building Wireless Sensor Networks Using Arduino, 2015, 1st edition	n,				
	Packt Publishing Ltd., UK					
Мо	de of Evaluation: CAT / Written Assignment / Quiz / FAT					
Re	Recommended by Board of Studies 04-03-2022					
Ар	proved by Academic Council No. 65 Date 17-03-2022					
		-				

BCSE312P Programming for IoT Boards Lab L T F							Ρ	С	
			•			0	0	2	1
Pre-	requisite	NIL				Syllab	ous v	ersi	on
							1.0		
Cou	rse Objectives	8							
1.To	introduce Inter	rnet of Things (IoT	) environment ar	nd its tech	nologies f	or des	ignin	ig sn	nart
syste	ems								
2.To	explore ope	en-source compu	ter hardware/sc	oftware p	latform,	develo	opme	ent	and
debu	lgging environr	ment, programming	constructs and	necessary	/ libraries				
3.10	leam empedue	ed programming co	onstructs and rea	ii time sys	tems				
Сош	rse Outcome								
At th	e end of this co	ourse student will l	he able to:						
1. Us	se open-source	e hardware prototy	ping platform and	l periphera	als for buil	dina d	liaital		
devid	ces and interac	tive objects that ca	an sense and cor	trol the ph	nysical wo	orld.			
2. P	rogram SBC for	or practical IoT de	vices using Pyth	on and e	xplore pro	tocols	, dat	а	
conv	ersion process	s, API's and expans	sion boards for re	al world i	nteraction				
		Ind	icative Experime	ents					
1.	Introduction t	o lo I Developmen	t Kit and Develop	ment Env	rronment				
2.	Internet Cont	rolled LEDs							
3.	Temperature	Logger							
4.	Home Autom								
э. С	Soll Moisture	Sensor							
0. 7	Light Color C	Unitor							
<i>1</i> .	Porking Song	ly System							
0.	Motor Contro								
9. 10	Water Level (	Control							
10.	Street Light (	Control							
			Т	otal Labo	ratory Ho	urs 3	0 ho	urs	
Text	Book(s)						0 110	uro	
1.	Yamanoor. S	ai, and Srihari Yan	nanoor. Pvthon F	Programmi	ing with R	aspbe	erry P	Pi,	
	2017,1st edit	ion, Packt Publishi	ng Ltd,UK.				, ,	-,	
2.	Donald Norris	s, The Internet of T	hings: Do-It-You	rself Proje	ects with A	Arduing	o, Ra	spbe	erry
	Pi, and Beag	leBone Black, 201	5,1st edition,McG	Graw Hill E	ducation,	USA.		•	•
Refe	rence Books								
1.	Schwartz, Ma	arco. Home Autom	ation with Arduin	o: Automa	ate your H	ome u	Ising	Ope	n-
	Source Hard	ware. 2013, 1st Ed	ition, CreateSpac	ce Indepei	ndent Pub	olishing	g, US	SA.	
2.	Kooijman, Ma	atthijs. Building Wir	eless Sensor Ne	tworks Us	sing Arduir	no, 20	15, 1	st	
	edition, Pack	t Publishing Ltd, U	K		-				
Mode	e of Evaluation	: CAT / Mid-Term I	Lab/ FAT						
Reco	mmended by I	Board of Studies	04-03-2022						
Appr	oved by Acade	emic Council	No. 65	Date	17-03-20	)22			

BCSE313L         Fundamentals of Fog and Edge Computing         L         T         P									
_		3	0	0	3				
Pre-requisite	NIL	Syllab	us ve	rsio	on				
Course Objective			1.0						
1 To introduce lo	T anabling tashpologian and its apportunition								
	To introduce for enabling technologies and its opportunities.     To review underlying technologies, limitations, and challenges along with performance.								
metrics	enying technologies, innitations, and challenges along w	iui perio	manc	Ċ					
and discuss de	eneric conceptual framework in fog computing.								
3. To impart the k	knowledge to log the sensor data and to perform further	data ana	lytics.						
•									
Course Outcom									
At the end of this	COURSE, Student WIII be able to:	of fogo	and	~ d					
	nologies bening the communication and management	or logs	anu	eu	ge				
2. Learn the tech	nniques for storage and computation in fogs, edges, 5G a	and cloud	ds.						
3. Implement Int	ternet of Everything (IoE) applications through fog con	nputing a	archite	ctu	ıre				
and use optimiza	tion techniques for the same.								
4. Analyze the p	performance and issues of the applications developed u	using foc	g and	ed	ge				
architecture.									
Module:1 Inter	net of Things (IoT) and New Computing Paradigms		61		Ire				
Introduction - Re	alevant Technologies - Fog and Edge Computing Com	nlotina t			4 -				
Hierarchy of For	and Edge Computing - Business Models - Edge Com	noutina	Platfo	rms	- L S -				
Opportunities and	d Challenges	nputing			5				
Module:2 Cha	llenges in Federating Edge Resources		61	lοι	Jrs				
Introduction - Me	ethodology - Integrated C2F2T Literature by Modeling	Technic	ue -						
Integrated C2F2	T Literature by Use - Case Scenarios - Integrated C	2F2T Lit	teratu	re	by				
Metrics – Thread	s - Standards								
Module:3 Orch	nestration of Network Slices in Fog, Edge, and Cloud	IS Defin	61	101	Jrs				
Introduction – Ba	ackground - Network Slicing - Network Slicing in Softwa Management in Edge and Egg Internet of Vehicles		rebito		ds-				
Protocols and Se	wanagement in Euge and Fog - internet of Venicles	icles - lo	\/∙ No	two	ne, ork				
Models, Challenc	les and future aspects	10103 10	v. 140	lvvc	711				
Module:4 Opti	mization Problems in Fog and Edge Computing		61	Ιοι	Jrs				
Preliminaries - Th	ne Case for Optimization in Fog Computing-Formal Mode	eling Fra	mewo	ork	for				
Fog Computing -	- Metrics - Further Quality Attributes - Optimization Opp	portunitie	s alor	ng t	the				
Fog Architecture	- Optimization Opportunities along the Service Life Cy	/cle - To	ward	а					
Taxonomy of Opt	imization Problems in Fog Computing								
	dieware for Fog and Edge Computing	<u>tha Art I</u>	<b>6</b>	101	Jrs				
Infrastructures -	a Eage Computing Midaleware - Design Goals-State-of-	-the-Art r	vildale	wa	ire				
Module:6 Tech	anologies in Fog Computing		71	loi	irs				
Fog Data Manag	nement - Smart Building - Predictive Analysis with F	oaTorch	- Ma	chi	ine				
Learning in Fog C	Computing - Data Analytics in the Fog - Data Analytics in t	he Foq A	rchite	ctu	ire.				
		5							
			-						
Module:7 App	lications of Fog and Edge Computing		61	Ιοι	urs				
Exploiting Fog Co	omputing in Health Monitoring-Smart Surveillance Video	Stream	Proce	ssi	ing				
Transportation	an - Time Human Objects Tracking-Fog Computing Mode	ווטן EV0 ד	iving	эm	art				
Applications - Le	applications - resulty reispectives of roy - based in the result of Operating Int Applications in the Fog	71							

Мо	dule:8	Contemporary Issues			2 Hours		
		Tota	al Lecture ho	urs:	45 Hours		
Tex	kt Book	(s)					
1.	Buyya,	Rajkumar, and Satish Na	rayana Sriran	na, Fog	and Edge computing:		
	Princip	les and Paradigms, 2019, 1	st edition, Joh	n Wiley 8	Sons, USA.		
Re	ference	Books					
1.	Bahga	, Arshdeep, and Vijay Madis	setti, Cloud co	omputing	: A hands-on approach, 2014,		
	2 <sup>nd</sup> edit	ion, CreateSpace Independe	ent Publishing	Platform	, USA.		
2	Ovidiu	Vermesan, Peter Friess, "Int	ernet of Thing	s –From	Research and Innovation to		
	Market	Deployment", 2014, 1st edi	tion, River Pul	olishers,	India.		
Мо	de of Ev	aluation: CAT / Digital Assig	nments/ Quiz	/ FAT			
Re	Recommended by Board of Studies 04-03-2022						
Ар	proved b	y Academic Council	No. 65	Date	17-03-2022		

BCSE314L	Privacy and Security in IoT	L	. T	Ρ	С					
<u> </u>		3	0	0	3					
Pre-requisite	NIL	Syll	abus	ver	sion					
Course Objectiv	/05		1.	0						
	1 To impart knowledge on the state-of-the-art methodologies and Security in Internet of									
Things (I	nT)	becum	уптп	nen	iet oi					
2 To under	stand the Privacy Preservation and Trust Models in Inte	rnet of	Thin	us (I	(Tol					
3. To study	3 To study the Internet of Things (IoT) Security protocols and Security framework									
				••••						
Course Outcom	le									
At the end of this	s course, student will be able to:									
1. Identify differe	nt Internet of Things technologies and their applications									
2. Assess the ne	ed for Privacy and security model for the Internet of Thin	ngs.								
3. Explore variou	is Trust Model for IoT and customize real time data for lo	оТ арр	olicati	ons.						
4. Design securi	ty framework and solve lol security issues.									
Modulo:1 Soo	urity in IoT			2 6	oure					
	Incrabilities Attacks and Countermossures - Security	Engin	oorin	o fo						
development - la	T security lifecycle	Lingii	Cenin	y io						
Module:2 Net	work Robustness and Malware Propagation Control	in loT		5 ł	nours					
Network Robust	ness - Fusion Based Defense Scheme - Sequential	Defe	nse S	Sche	eme -					
Location Certific	ate Based Scheme - Sybil node detection scheme - F	ormal	Mod	eling	g and					
Verification -Syb	il Attack Detection in Vehicular Networks - Performance	evalua	ation	of va	arious					
Malware Dynam	ics Models - Analysis of Attack Vectors on Smart Home	Syste	ns.							
Module:3 Blo	ckchain Technology in IoT			7 ł	nours					
Technical Aspec	ts - Integrated Platforms for IoT Enablement - Interse	ections	bet	veer	n loT					
and Distributed	Ledger - Testing at scale of IoT Blockchain Applicatio	ns - A	cces	s Co	ontrol					
Framework for S	ecurity and Privacy of IoT - Blockchain Applications in H	lealth	are.							
Module:4 Priv	acy Preservation in IoT			8 ł	nours					
Privacy Preserva	ation Data Dissemination: Network Model, Threat Model	- Prol	blem							
formulation and	definition - Baseline data dissemination - Spatial Privacy	/ Grap	h bas	sed o	data					
dissemination -E	xperiment Validation - Smart building concept-Privacy I	hreat:	s in S	mar	t					
Building - Privac	y Preserving Approaches in Smart Building - Smart Met	erPriv	acy							
Freserving Appr										
Module:5 Priv	acy Protection in IoT			6 ł	nours					
Lightweight and	Robust Schemes for Privacy Protection in IoT Applicati	ons: C	ne T	ime	Mask					
Scheme, One	Time Permutation Scheme - Mobile Wireless Body	Sen	sor N	letw	ork -					
Participatory Ser	nsing									
Module:6   Trus	st Models for IoT			7 h	nours					
Trust Model Co	ncepts - Public Key Infrastructures Architecture Comp	onent	s - P	ublic	c Key					
Leruncate Form	als - Design Considerations for Digital Certificates - P	upiic l	∖еу⊦ т	reie	rence					
initastructure for	the for - Authentication in for - Computational Security		1.							
Module:7 Sec	urity Protocols for IoT Access Networks			7 ł	ours					
Time Based Sec	ure Key Generation -Security Access Algorithm: Unidire	ctiona	, Bid	irect	ional					
Transmission - C	Cognitive Security - IoT Security Framework - Secure Io	T Laye	rs - S	Secu	ire					
Communication	Links in IoT - Secure Resource Management, Secure Io	T Data	hood							
		1 Dui	inase	es.						
Module:8 Con	temporary Issues	1 Dat		2 h	nours					

				Tot	al Lecture hours:	45 hours		
Tex	kt Book	(s)						
1.	. Hu, Fei. Security and Privacy in Internet of Things (IoTs): Models, Algorithms, and Implementations, 2016, 1st edition, CRC Press, USA.							
Re	ference	Books						
1	Russel edition	I, Brian and Drew Van Du , PACKT Publishing Ltd, UK	ren. Practica	al Interne	t of Things Securit	ty, 2016,1st		
2	Kim, S applica	., Deka, G. C., & Zhang, P. ( itions. Academic Press.	2019). Role (	of blockcł	nain technology in Ic	т		
3	Whiteh	ouse O Security of things:	An Implemer	nters' guio	de to cyber-security	for internet		
	of thing	ps devices and beyond, 2014	4, 1 <sup>st</sup> edition,	NCC Gro	oup, UK.			
Мо	de of E	valuation: CAT, Digital Assig	gnment, Quiz	and FA	Γ			
Re	Recommended by Board of Studies 04-03-2022							
Ар	proved b	y Academic Council	No. 65	Date	17-03-2022			

BCSE315L		Wearable Computing		L	Т	Ρ	С	
_	•							
Pre-requis	ite	e NIL Syllabus versio						
Course Ob	leathu				1.0			
	4 To explore Wearable components and building blocks of Wearable Computing							
4. 10 e	explore	rate the details of Body Sensor Networks (RSN)		mpu	ung	•		
6 Tol	nteara	te Wearable and Cloud Computing for BSN application	ns					
0. 101	integra							
Course Ou	tcome	2S						
At the end of	of this	course, student will be able to:						
6. Lea	rn abo	ut software, hardware tools, protocols and compone	ents re	quir	ed fo	or		
Wea	arable	Computing.						
7. Und	lerstan	d basics of Body Sensor Networks (BSN) and its Pro	ogramr	ning				
Fran	newor	K.						
8. Gair	n Knov	Viedge about Cloud assisted BSN.						
9. Lea		ut the necessary tools required for BSN applications.						
Module:1	Intro	duction to Wearable Components			Ę	5 ho	urs	
History - In	ternet	of Things and Wearables - Wearables' Mass Mark	et Ena	abler	s -	Hun	nan	
Computer I	nterfac	e and Human Computer Relationship - A Multi Device	e Worl	d.				
Module:2	Build	ling Blocks for Wearable Computing			7	7 ho	urs	
Bluetooth L	ow En	ergy (BLE) - Embedded Software Programming - Se	nsors	for V	Veai	able	<del>)</del> s -	
Android We	ear: No	otification Settings and Control, Wear Network - And	roid W	ear	API			
DataItem –	Datal	lapitem – DataMap - Google Fit API: main package -	data s	ub p	acka	age		
	Douy	Sensor Networks	4 0 0				urs	
Communica	nealin ation M	Adjum - Power Consumption Considerations - Comm	n a c	sens tion	iui Star	ndar	e - de -	
Network To	noloa	es - Commercial Sensor Node Platforms - Bio-phys	siologia	cal S	Sign	als a	and	
Sensors -	BSN	Application Domains - Developing BSN Applica	tions	- Pi	oara	amm	nina	
Abstraction	s - Red	quirements for BSN Frameworks - BSN Programming	Fram	ewo	rks		3	
Module:4	Auto	nomic and Agent-Oriented Body Sensor			7	7 ho	urs	
	Netw	orks						
Task-Orient	ted P	rogramming in BSNs - SPINE framework - Ta	sk-Ba	sed	Au	tono	mic	
Architecture	ə - Au	tonomic Physical Activity Recognition - Agent-Orie	ented	Cor	npul	ting	and	
Wireless Se	ensor	Networks - Mobile Agent Platform for Sun SPOT (N	IAPS)	- Aç	gent	- Ba	sed	
BSNs - C-S	na imp SPINE:	A CBSN Architecture	mapor	ative	•			
Module:5	Integ	ration of Wearable and Cloud Computing			7	7 ho	urs	
Background	d - M	otivations and Challenges- Reference Architecture	e for	Clou	d-As	ssist	ed	
BSNs - Boo	dyClou	d: A Cloud-based Platform for Community BSN Appli	cation	s - E	Engii	neer	ing	
Body Cloud	I Applio	cations - SPINE Based Design Methodology						
Module:6	SPIN	E-Based Body Sensor Network Applications			6	3 ho	urs	
Introduction	n – Ba	ckground - Physical Activity Recognition - Step Cou	nter -	Emo	otior	1		
Recognition	n - Har	Idsnake Detection - Physical Renabilitation				5 ho	ure	
Introduction		NE1 v - Install SPINE 1 v - I lea SPINE - Run a Simpl	o Docl	(top	Δnn	licat	tion	
Using SPIN	IF1 3 -	SPINE Logging Capabilities - SPINE - Install SPIN	F2 - I	lse t	he S	SPIN	JF2	
API - Run a	Simpl	e Application Using SPINE2						
Module:8	Conte	emporary Issues			2	2 ho	urs	
		Total Lecture hours:	_		4	5 ho	urs	

Tex	xt Book(s)			Text Book(s)						
1.	Fortino, Giancarlo, Raffaele Gravina, and Stefano Galzarano, Wearable computing: from modelling to implementation of wearable systems based on body sensor networks, 2018, 1st edition, John Wiley & Sons, USA									
Re	ference Books									
1.	Sanjay M. Mishra, Wearable Andr	oid™: Android	wear & (	Google Fit app development,						
	2015, 1st edition, John Wiley & Sor	ns, USA		-						
2.	Barfield, Woodrow, ed. Fundamer	tals of weara	ble compu	uters and augmented reality,						
	2015, 1st edition, CRC press, USA		-							
Мо	de of Evaluation: CAT / Written Assig	gnment / Quiz	/ FAT							
Re	Recommended by Board of Studies 04-03-2022									
Ар	proved by Academic Council	No. 65	Date	17-03-2022						

BCSE316L     Design of Smart Cities     L     T     P								
Pre-requisite	NII	Syllabus version						
		Uyi		1.0		011		
Course Objective	es:							
1. To understand the basic concepts of smart cities and their energy sustainability in urban planning.								
2. To analyze developme	e the security, privacy, and ethics in smart cities planning ent.	g an	d					
3. To periorn	a.	5.						
At the end of this	course student will be able to:							
<ol> <li>Ascertain</li> <li>Comprehe</li> <li>Analyze th</li> <li>Incorporat development</li> </ol>	and describe the basic concepts of smart and sustainable and the knowledge of urban planning and sustainability in the security issues and challenges of smart cities and thei the project management, planning, and stack holders ent of smart cities.	e citi sma r adv in th	ies. art c /anc ne d	ities eme esig	ents. n a	nd		
5. Investigate	e the various ICT and data analytics to connect govern	mer	nt, u	rban				
Module:1 Smar	t City			6	hou	urs		
Smart City - Com	plexities of Smart Cities - Urban Network - Sensor Netwo	ork -	Rol	e of	Urb	an		
Networks - Trend	s in Urban Development - Community Resource Sensing	J.						
Module:2 Urba	n Planning			6	hoi	ırs		
Urban Planning -	Databases - Principles of Urban Planning - Data Orga	aniza	atior	- R	ole	of		
Planning in Smar	t Cities - Case Studies.							
Modulo:3 Enor	av Sustainability in Smart Cities			6	hou	Ire		
Energy - Decision	Making - Energy as a catalyst for Sustainable Transfor	mati	ion -	Col	nesi	on		
				_				
Nodule:4 Secu	Irity, Privacy and Ethics in Smart Cities		rolo	6 tod	not	Jrs otv		
measures for a sa	afer smart city.	101			5416			
Module:5 Sma	rt Cities Planning and Development			6	hou	urs		
City Planning - Ul and performance Governance of sn	nderstanding Smart Cities - Dimensions of Smart Cities benchmark of smart cities - Financing smart cities de nart cities.	- Glo veloj	obal ome	star nt -	ndar	ds		
Module:6 Proc	ess Control and Stabilization			7	hou	urs		
Structural concep stabilization - In Perspectives on Environmental as	Structural concept - Specific applications - Structural health monitoring - Process control and stabilization - Internet of Vehicle (IoV) Importance - Applications - Security issues - Perspectives on Intelligent Transport Systems (ITS) - ITS Highway safety perspective - Environmental aspects of ITS.							
Module:7 Proje	ect Management in Smart Cities			6	hou	urs		
Case studies on implementation.	project management of smart cities: web application	and	mo	bile	bas	ed		
Module:8 Con	temporary Issues			2	hoi	urs		
				_				
	Total Lecture ho	urs:		45	hou	Jrs		

Tex	t Book(s)						
1.	Carol L. Stimmel, Building Smart Cities Analytics, ICT, Design Thinking, 2016, 1st						
	edition, CRC Press, Taylor and Francis, UK						
Re	erence Books						
1.	<ol> <li>Andrea Vesco and Francesco Ferrero, Handbook of research on social, economic, and environmental sustainability in the development of smart cities, 2015, 1<sup>st</sup> edition, Information Science Reference, IGI Global, USA</li> </ol>						
2.	La Scala, Massimo, et al., eds. <i>From smart grids to smart cities: new challenges optimizing energy grids.</i> 2021, Vol. 2. John Wiley & Sons, USA	in					
3.	3. Angelakis, Vangelis, et al., eds. <i>Designing, developing, and facilitating smart cities: urban design to IoT solutions</i> . 2016, Springer, USA						
Мо	de of Evaluation: CAT / Assignment / Quiz / FAT / Project / Seminar						
Re	Recommended by Board of Studies 04-03-2022						
Ap	proved by Academic Council No. 65 Date 17-03-2022						

BCSE399.	Summ	mer Industrial Internshin			L	Т	Ρ	С		
DOCESSES	Gainin		monip		0	0	0	1		
Pre-requisite	NIL				Syll	Syllabus versio				
					1.0					
Course Objective	es:									
1. The course	e is designed so as	to expose the st	udents to	industry e	enviror	nmen	t and	to		
take up on	site assignment a	s trainees or inter	ms.							
Course Outcome	):									
1. Demonstra	ate professional and	d ethical responsi	ibility.							
2. Understan	d the impact of eng	ineering solution	s in a glol	bal, econd	omic, e	nviro	nmer	ntal		
and societ	al context.									
<ol><li>Develop the</li></ol>	ne ability to engage	in research and t	to involve	in life-lon	g learn	ning.				
4. Comprehe	end contemporary is	sues.								
Module Content										
Four weeks of wo	rk at industry site.									
Supervised by an	expert at the indus	try.								
Mode of Evaluati	ion: Internship Rep	ort, Presentation	and Proje	ect Review	/					
Recommended by Board of Studies 09-03-2022										
Approved by Acad	demic Council	No. 65	Date	17-03-2	022					
	Project I	L	Т	Ρ	С					
----------------------	-----------	------	------	------	-----	--				
BCSE497J Project - I	0 0 0									
Pre-requisite	NIL	Syll	abus	vers	ion					
			1.0	)						

## **Course Objectives:**

To provide sufficient hands-on learning experience related to the design, development and analysis of suitable product / process so as to enhance the technical skill sets in the chosen field.

## Course Outcome:

- 1. Demonstrate professional and ethical responsibility.
- 2. Evaluate evidence to determine and implement best practice.
- 3. Mentor and support peers to achieve excellence in practice of the discipline.
- 4. Work in multi-disciplinary teams and provide solutions to problems that arise in multidisciplinary work.

## **Module Content**

Project may be a theoretical analysis, modeling & simulation, experimentation & analysis, prototype design, fabrication of new equipment, correlation and analysis of data, software development, applied research and any other related activities.

Can be individual work or a group project, with a maximum of 3 students.

In case of group projects, the individual project report of each student should specify the individual's contribution to the group project.

Carried out inside or outside the university, in any relevant industry or research institution.

Publications in the peer reviewed journals / International Conferences will be an added advantage.

**Mode of Evaluation:** Assessment on the project - project report to be submitted, presentation and project reviews

Recommended by Board of Studies	09-03-2022		
Approved by Academic Council	No. 65	Date	17-03-2022

BCSE498J	Proje	ct – II / Interns	hip		L	Т	Ρ	С
Pro-requisite	NII				UUUU Syllabus versio			
Fie-lequisite					1.0			
Course Objective	Course Objectives:							
To provide suffici	ent hands-on learning	g experience r	elated to	the desig	n, dev	elopn	nent a	and
analysis of suitab	le product / process s	o as to enhan	ce the tec	hnical ski	ll sets	in the	e cho	sen
field.								
Course Outcome	):							
1. Formulate	specific problem s	statements for	well-def	ined real	life p	oroble	ms	
with reaso	nable assumptions ar	d constraints.						
2. Perform lit	erature search and / c	or patent searc	h in the ar	ea of inte	rest.			
3. Conduct e	experiments / Design	and Analysis	<sup>/</sup> solution	iterations	and o	docun	nent	the
results.	/							
4. Perform er	ror analysis / benchm	arking / costing	g. on oluoion	o / ora du a	to / oo			
5. Synthesize	the results and arrive	e at scientific c	onclusion	s / produc	ts / sc	nution	<b>.</b>	
6. Document	the results in the form		eport / pre	sentation	•			
Module Content								
1. Project may be	e a theoretical analysis	s, modeling & s	Simulation	, experim	entatio	on & a data	analy	SIS,
development,	applied research and	any other relat	ted activiti	es.	515 01	uata,	50110	are
2. Project can be	e for one or two seme	sters based or	n the com	pletion of	requi	red nu	umbe	r of
credits as per	the academic regulation	ons.		of 2 otudo	nta			
4 In case of grou	up projects the indivi	dual project re	ort of ea	ch studen	nis. t shou	ild spe	ecify	the
individual's co	ntribution to the group	project.			c on ou		Sony	
5. Carried out in	side or outside the u	niversity, in an	y relevan <sup>.</sup>	t industry	or res	search	ר	
institution.	the near reviewed i	ouroolo / Intorr	national C	onforono		ha a		
advantage.	i the peer reviewed j	Jumais / Inten		onierence	5 WIII	be a	i auc	Jeu
Mode of Evaluat	ion: : Assessment or	the project -	project re	port to be	subm	nitted,		
presentation and	project reviews.							
Recommended by	/ Board of Studies	09-03-2022						
Approved by Acad	demic Council	No. 65	Date	17-03-20	)22			

Bridge	Course
--------	--------

BENG101N Effective English Communication L T F						Ρ	С	
								2
Pre-requisite	Nil				Sylla	abus V	ersi	on
						1.0		
Course Objectiv	/es:							
1. To hone LSR	W skills for effective cor	mmunication						
2. To enhance of	communication skills for	future caree	r aspiratio	ns				
3. To gain critic	al communication skills i	in writing and	l public sp	eaking				
Course Outcom	es:							
1. Write effectiv	e sentences using appro	opriate gram	mar and v	ocabulary				
2. Express clea	rly in everyday conversa	ations with lu	cid pronun	nciation				
3. Analyse the g	jiven listening inputs for	effective cor	nprehensi	on				
4. Apply differer	it reading strategies to	various texts	and use t	hem appro	opriate	ely		
Indicative Expe	riments							
1. Fundamer	itals of Grammar: Part	s of Speech,	Articles,	Tenses, S	Senter	nce Str	uctu	ıre,
I ypes of Se	entences, Subject-Verb	Agreement						
	kercises and worksheets	S		<b>-</b> · · ·		16		
2. Speaking f	or Self-Expression: FC	ormal Self-Int	roduction,	Expressir	ng On	eselt		
Activity: S	elf-Introduction, Just a N	/IInute (JAIVI)	tiana Oha					
3. Basic Liste	ning: Listening to Simp	ble Conversa	lions, Sno	rt Speeche	es/Sto	ories		
Activity: G	ap fill exercises							
4. Reading S	KIIIS: Reading Strategie	es, Skimming	and Scar	ining		tioloo		
Activity: C	oze reading, Reading c		Mriting D	ig newspap orographe	Jer an	licies Conno	otiv	
<b>Activity:</b> Pi	ature and poster interpr	evelopment,	whiling F	alayiapiis	using	, conne	Cuv	65
6 Vocabular	Enrichment: Synon	$\Delta ms$ and $\Delta m$	tonyms [	Profivos a	nd Si	uffixes	W	ord
Eormation	One Word Substitution	Frequently i	ised Idiom	is and Phr	ases	Homor	hor	ies
and Homor	ivms	r roquonay e			4000,	1101110	/101	100
Activity: C	rossword puzzles and w	orksheets						
7. Listening f	or Pronunciation: Intro	duction to P	honemes.	Listenina (	to Nat	tive		
Speakers,	Listening to Various Acc	cents	,	5				
Activity: Li	stening and imitating, S	pell Bee						
8. Interactive	Speaking: Everyday C	onversations	, Team In	teractions,	Simu	lations		
Activity: Si	tuational role plays							
9. Email and	9. Email and Letter Writing: Types and Format of Emails and Letters							
Activity: O	Activity: Official e-mails and letters, personal letters							
10. Reading fo	r Comprehension: Sho	ort Stories by	<sup>r</sup> Indian W	riters				
Activity: S	ummarising, loud readin	ıg						
		To	tal Labora	atory Hour	rs	60	hοι	urs
Mode of Evaluat	tion: Continuous assess	sment / FAT	/Written a	issignment	ts / Qu	uiz/ Ora	l	
examination / Gr	oup activity							
Recommended b	y Board of Studies	28.06.2021						
Approved by Aca	demic Council	No. 63	Date	23.09.202	21			

## Non-Graded Core Courses

BCHY10	2N	Environmental Sciences		L	Т	Ρ	С	
Pre-requisit	te	NIL	Syl	labu	S V	ersi	on	
<u> </u>				1	.0			
Course Obj	ective	S:						
1 Unde	is aime	a at students to	thair					
implie 2. Ident 3. Analy 4. Evalu	cations ify the yze inc uate th	s of life style on the environment. different causes for environmental degradation. lividual's contribution to environmental pollution.	d					
solut	ions fo	r remediation.						
Course Out	come	S S						
At the end of	f the c	ourse, the students will be able to:						
1. Reco persp	ognize pective	the environmental issues in a problem-oriented, inter	discip	olinar	У			
2. Class poter	sify the ntial so	e key environmental issues, the science behind th plutions.	iose p	orobl	ems	s an	d	
3. Dem 4. Ident 5. Desig 6. Form huma	<ol> <li>Demonstrate the significance of biodiversity and its preservation.</li> <li>Identify various environmental hazards.</li> <li>Design various methods for the conservation of resources.</li> <li>Formulate action plans for sustainable alternatives that incorporate science,</li> </ol>							
Module: 1	Env	ironment and Ecosystem		5 h	our	S		
Environment types. Key e chain, food stages involv	t: defir enviroi web ai ved, pi	nition; Earth–life support system. Ecosystem definition nmental problems, their basic causes and sustainal and their significance, Energy flow in ecosystem; Eco rimary and secondary succession - hydrarch, mesarc	n, con ble so logica h, xera	npor Iutio Il suo arch	ient ns. cce:	s ar Foc ssio	าd วd n-	
Module: 2	Biod	liversity		4 h	our	S		
Biodiversity- endangered biodiversity o advantages	definit and due to and di	ion, levels and importance. Species: roles: types: rare species. Hot-spots –Significance, Mega-biodi natural and anthropogenic activities, Conservation m sadvantages.	extir versity nethoc	nct, /. Tl ls. G	end hrea M c	lemi ats crop	c, to s-	
Module: 3	Sus	taining Environmental Quality		4 h	our	S		
Environment 19), Chemic managemen	tal haz al (BF nt and o	ards: definition, types, causes and solutions: Biologica A, heavy metals), and Nuclear (Chernobyl); Air, wa conservation; Solid waste management methods.	al (Ma ter ar	laria nd so	, CC pil c	JVII Juali	D- ity	
Module: 4	Clean	and Green Energy		5 ho	ours	5		
Renewable e Wind energy energy; Sola	energy /, Ocea ar-hydr	resources: Solar energy-thermal and photovoltaic; Hy an thermal energy; Geothermal energy; Energy from I ogen revolution. Electric and CNG vehicles.	/droel bioma	ectri ss; ł	c er Tydi	ierg roge	y. en	
Module: 5	Envir	onmental Protection Policies		4 h	our	S		
Environment and Wild life assessment	tal Pro proteo metho	otection (EPA) objectives; Air Act, water Act, Fores ction Act. Environmental Impact Analysis: guidelines, o odologies.	st con core v	serv alue	atio s. Ir	n A npa	ct ct	
Module: 6	Susta	inable development		4 h	our	s		
Effect of po human socie awareness.	pulatic eties: t Wome	on-urban environmental problems; Population age s ools in economics, sustainable development goals n and child welfare, Women empowerment.	tructu SDGs	re; \$ and	Sust pro	taina omo	able oting	

Module: 7	Global Climate Change				4 h	ours	
Global climation	ate change and green-house e	effect. Ky	oto Proto	col-carbon	credits,	The	Paris
Agreement,	carbon sequestration: definition	, types and	d methodo	logies. Ozc	one laye	r depl	etion:
causes and	impacts. Mitigation of ozone laye	er depletic	n- Montre	al Protocol.	Role of		
Information	Technology in environment.						
Total Lecture hours:30 hours							5
Assessmer	t: Seminars, Quiz, Case Studie	s, Final As	ssessmen	t Test.			
Text Books							
1. G. Tyler N	Ailler and Scott E. Spoolman (20	016), Envi	ronmental	Science, 1	5 <sup>th</sup> Editi	on,	
Cengagelea	rning.						
2. Benny Jo	seph, (2012), Environmental Sc	ience and	Engineer	ing, 5 <sup>th</sup> Edit	tion, Tat	а	
McGraw Hill	Education Private Limited, New	v Delhi, In	dia.				
Defenses							
Reference	BOOK(S)		··· · -				
1. David M.	Hassenzahl, Mary Catherine	e Hager,	Linda. R.	Berg (2011	), Visua	lizing	
Environmen	tal Science, 4" Edition, John Wi	lley & Son	S, USA.		aatian F		_
2. Raj Kuma	ar Singn, (2012), Environmental	Studies, I	ata McGr	aw Hili Edu	cation F	rivate	e
2 Goorge T	W Deilli, Illuid. Mor Millor Ir and Scott Spoolm	(2012)	Living in	the Enviror	omont		
5. George 1	5. George Tyler Miller, Jr. and Scott Spoolman (2012), Living in the Environment –						
Finciples, C	connections and Solutions, 17			<del>,</del> USA.			
Recommen	ded by Board of Studies	14-02-20	)22				
Approved by	/ Academic Council	No. 65	Date	17-03-202	22		

BCSE101N	Intro	duction to En	SE101N Introduction to Engineering L T P							
			•	•		0 0	) 0	1		
Pre-requisite	Nil				Syl	labus	vers	ion		
						1.0	)			
Course Objectiv	/e:									
To make the:	student comfortable a	nd get familiar	ized with	the facilitie	es avai	ilable	on			
campus										
To make the	student aware of the e	exciting opport	unities a	nd usefulne	ess of	engine	eerin	g to		
society	atudant understand th	o philocophy (	of onging	oring						
			or engine	enng						
Course Outcom	e.									
<ul> <li>To know the i</li> </ul>	ofrastructure facilities	available on c	ampus							
<ul> <li>To rationally i</li> </ul>	utilize the facilities dur	ing their term	for their r	orofessiona	larow	th				
<ul> <li>To appreciate</li> </ul>	e the engineering pring	ciples, involve	in life-lor	na learnina	and ta	ake up				
engineering p	practice as a service to	o society		5 5						
General Guideli	nes	-								
1. Student s	hould observe and inv	volve in the act	tivities du	iring the ind	ductior	n progi	ramn	ıe.		
Both gene	eral activities and thos	e which are di	iscipline-	specific sho	ould be	e inclu	ded			
here.										
2. Student s	hould get familiarized	with the infras	structure	facilities av	ailable	e on ca	ampu	IS		
during the	e general induction, so	nool induction	program	ime and all	so tron	n the				
3 Students	ai website. hould attend the lectu	re hv industrie	s includi	ing those o	n cara	۵r				
opportuni	ties organized by the	School and p	robably ir	volve in 'D	n carc	urself	,			
projects o	r projects involving re	verse-enginee	erina.		e it je	areen				
4. Activities	under 'Do-it-Yourself'	will be detailed	d by the S	School.						
5. Student s	hould prepare a repor	t on the activit	ies and o	observation	is, as p	per the	;			
specified	format, and submit the	e same in insti	tutional L	.MS, VTOF	P for fu	rther				
evaluatior	ו									
Conorol	notruction on formattin		to be pro	norod with	the titl	00 air /	on in			
the temple	ate. Arial type with for	ig. Document	ha usad	nhotogran	uie uu hs car	es yiv The in		ed.		
in the doc	in the document as per the requirement: 1.5 line spacing to be used					50				
Mode of Evaluation	on: Evaluation of the s	submitted repo	ort and in	teraction w	ith the	stude	nts			
Recommended b	y Board of Studies	02.07.2021								
Approved by Aca	demic Council	No. 63	Date	23.09.202	21					

BHUM101N	Ethics and Values		L	Т	Ρ	С
			0	0	0	2
Pre-requisite	Nil	Sy	llabı	is ve	ersie	on
				1.0		
Course Objectiv	es:					
1. To unders	tand and appreciate the ethical issues faced by an indiv	vidua	al in	profe	essio	on,
society an	d polity.					
<ol><li>To unders</li></ol>	tand the negative health impacts of certain unhealthy be	hav	ior.			
3. To appred	3. To appreciate the need and importance of physical, emotional health and social					
health.	health.					
Expected Cours	e Outcomes:					
1. Students	will be able to:					
2. Follow sou	und morals and ethical values scrupulously to prove as g	looq	l citiz	ens.		
3. Understar	nd various social problems and learn to act ethically.					
4. Understar	nd the concept of addiction and how it will affect the p	hysi	ical a	and	mer	ntal
health.						
5. Identify et	hical concerns in research and intellectual contexts, i	inclu	uding	aca	ader	nic
integrity, i	use and citation of sources, the objective presentation	n of	<sup>r</sup> dat	a, a	nd t	he
treatment	of human subjects.					
6. Identify t	he main typologies, characteristics, activities, acto	ors	and	for	ms	of
cybercrim	e.					
Module:1 Bein	g Good and Responsible					
Gandhian values	such as truth and non-violence – Comparative analysis	on	lead	ers	of pa	ast
and present - S	Society's interests versus self-interests - Personal So	cial	Res	spon	sibili	itv:
Helping the need	v. charity and serving the society.					···,
Module:2 Socia	al Issues 1					
Harassment – Tv	pes - Prevention of harassment. Violence and Terrorism.	L				
Module:3 Socia	al Issues 2					
Corruption: Ethica	al values, causes, impact, laws, prevention – Electoral m	alpr	actic	es:		
White collar crime	es - Tax evasions – Unfair trade practices.	c.p.		,		
Module:4 Addi	ction and Health	<u> </u>				
Peer pressure - A	Alcoholism: Ethical values causes impact laws prever	ntior	n – I	ll eff	ects	of
smoking - Preven	tion of Suicides.					
Sexual Health <sup>·</sup> P	revention and impact of pre-marital pregnancy and Se	ะรมล	allv T	rans	smitt	ed
Diseases	refericient and impact of pro-mantal prognancy and ee					
Module:5 Drug	Abuse					
Abuse of differen	t types of legal and illegal drugs. Ethical values, causes	s in	ากลด	t lav	vs a	nd
prevention	t typee of logal and megal arage. Ethical values, sauss	2,	ipao			
Module:6 Pers	onal and Professional Ethics	<u> </u>				
Dishonesty - Stea	aling - Malpractices in Examinations – Plagiarism					
Module:7 Abus	se of Technologies					
Hacking and othe	er cyber crimes. Addiction to mobile phone usage. Video		mes	and	Soc	rial
networking websi	tes	, ga	inco	anu	000	
notworking wobbi	Total Lecture Hours:			60	hoi	irs
Text Books :				00		
	R Asthana G P Bagaria "A Foundation Course in Hu	mar	. Val	lies	and	
1. Profession	al Ethics" 2019 2nd Revised Edition Excel Books Nev		المالي hi	uco	ana	
2 Hartmann	N "Moral Values" 2017 United Kingdom Taylor & Fi	ranc	is.			
2. riarinarina		and				
Reference Book	S:	<u> </u>	"	<u></u>		
1.   Rachels, .	James & Stuart Rachels, "The Elements of Moral Philos	sopt	י, 9°ny″, 9	yth e	aitio	on,
2019, New	V YORK: INICGRAW-HILL EDUCATION.					

2.	Blackburn, S. "Ethics: A Very Short Introduction", 2001, Oxford University Press.					
2	Dhaliwal, K.K , "Gandhian Philosop	hy of Ethics:	A Study	of Relationship between his		
J.	Presupposition and Precepts", 201	6, Writers Ch	oice, Nev	w Delhi, India.		
4	Ministry of Social Justice and Emp	owerment, "N	/lagnitude	e of Substance Use in India",		
	2019, Government of India.					
5	Ministry of Home Affairs, "Acc	idental Deat	hs and	Suicides in India", 2019,		
5.	Government of India.					
6	Ministry of Home Affairs, "A Hand	book for Ado	lescents/	Students on Cyber Safety"		
0.	2018, Government of India.					
Mode	of Evaluation: Poster making, Quiz a	and Term End	d - Quiz			
		1				
Recor	Recommended by Board of Studies   27-10-2021					
Appro	Approved by Academic Council No. 64 Date 16-12-2021					

BSSC101N Essence of Traditional Knowledge L T P C						С
Pre-requisite Nil Syllabu						
1.0						
Course Objectiv	/es:					
<ol> <li>To impart the knowledge on Indian tradition and Culture.</li> <li>To enable the students to acquire the traditional knowledge in different sectors.</li> <li>To analyze and understand the Science, Management and Indian Knowledge System.</li> </ol>						
Course Outcom	es:					
<ol> <li>Familiariz</li> <li>Explore t</li> <li>Analyze a</li> <li>Gives a c basic prir</li> <li>Enable ki</li> </ol>	te the concept of Traditional Indian Culture and Knowledge ne Indian religion, philosophy and practices. and understand the Indian Languages, Culture, Literature lear understanding on the Indian perspective of modern iciples of Yoga and holistic health care system of India. nowledge on Legal framework and traditional knowledge.	ge. e anc scie	l Arts ntific	s. : wo	rld a	and
Module:1 Intro	duction to Traditional Knowledge					
Traditional know traditional knowl vis Indigenous k	ledge: Definition, nature and characteristics, scope and i edge, Indigenous Knowledge, characteristics, Tradition nowledge, Traditional knowledge Vs Western Knowledge	mpo al kr e.	rtanc Iowle	ce, k edge	inds vis	s of -a-
Module:2 Cult	ure and Civilization					
Introduction to C Indian Culture, In Modern India.	Culture and Civilization, Culture and Heritage, Charac nportance of Culture, Cultural practices in Ancient India,	Mec	lics 1 lieva	eatu I Inc	ires lia a	of Ind
Module:3 Lan	guages and Literature					
Indian Language society, Indian p	es and Literature: the role of Sanskrit, significance of s nilosophies, other Sanskrit literature and literatures of So	cript	ures ndia	to (	curre	ent
Module:4   Reli	gion and Philosophy	.		<u></u>		
in Medieval India	losophy: Religion and Philosophy in ancient India, Relig , Religious Reform Movements in Modern India (selected <b>Arts in India</b>	jion a <u>d mo</u> l	and vem	ents	onl	ohy <u>y).</u>
Indian Painting, music, Dance a ancient, mediev Pranayama prac	Indian handicrafts, Music, divisions of Indian classic mund nd Drama. Science and Technology in India, Develop al and modern India. Traditional Medicine – Herbal H tices.	usic, men lealir	moo t of ng -	lern scie Yog	Ind nce ja a	ian in and
Module:6 Trac	litional Knowledge in different sectors					
Traditional know in agriculture, I Importance of co biodiversity and	edge and engineering, Traditional medicine system, Tra Dependence of Traditional Societies on food and H Inservation and sustainable development of environmer Protection of Traditional knowledge.	ditior nealt nt, M	nal k hcar anag	now e n geme	ledg eed ent o	le s; of
Module:7   Leg	al tramework and Traditional Knowledge			<b>-</b>		
Introduction on Legal framework and Traditional Knowledge: The Scheduled Tribes and Other Traditional Forest Dwellers (Recognition of Forest Rights) Act, 2006, Plant Varieties Protection and Farmer's Rights Act, 2001 (PPVFR Act); The Biological Diversity Act 2002 and Rules 2004. The protection of traditional knowledge bill 2016					ind ies )02	
	Total Lecture Hours:			60	hou	ırs
Text Books :						
1. Shikha Systems	ain, Parul G Munjal And Somya Joshi,(2020) Tra And Cultural Heritage, Aryan Books International, India.	ditior	nal I	۲no	vled	ge
2. Anindya	Shukta(2020), Legal Protection for Traditional Knowledg	ge: T	owa	rds .	A N	ew

	Law for Indigenous Intellectual Property, Emerald Publishing Limited, United
Refer	ence Books :
1.	Traditional Knowledge System in India, by Amit Jha, 2009.
	Basant Kumar Mohanta & Vipin Kumar Singh (2012), "Traditional Knowledge System
2.	& Technology in India". Pratibha Prakashan, India.
	······································
2	S. Baliyan, Indian Art and Culture, Oxford University Press, India.
J.	
4	http://indiafacts.org/author/michel-danino/
	CN lbs (Eng. Trops) Ed. D. N. lbs Mars development with Mass. Dissibility
5.	GN JNA (Eng. Hans.) Ed. R N JNA, Yoga-darshanam with Vyasa Bhashya,
	Vidyanidhi Prakasham, Delhi,2016.
Mode	of Evaluation: Quiz and Term End – Quiz
Recor	mmended by Board of Studies 16-11-2021
Appro	ved by Academic Council No. 64 Date 16-12-2021

Course Co	ode	Course Title	L	Τ	Ρ	С					
BSSC102N	02N Indian Constitution				0	0	2				
Pre-requis	site	NIL	Syllabus version								
1.0											
Course Objectives											
This Course is an introduction of Indian Constitution and basic concepts highlighted in											
this course for understanding the Constitution of India.											
Course Outcome											
Course Outcome											
At the end of the course, the student will acquire:											
<ol> <li>A basic understanding of Constitution of India.</li> <li>The ability to understand the contemporary shellowers and early the local sector.</li> </ol>											
2. The ability to understand the contemporary challenges and apply the knowledge											
gained from the course to current social contemporary legal issues.											
3. The	under	standing of constitutional remedies.									
Madulard	1	duction to badien Occuption			-	<u> </u>					
Wodule:1		auction to Indian Constitution	Sourc		<b>5</b>	nou	Irs				
Introduction to the constitution of India and the Preamble - Sources of Indian											
	roctivo	Principles of state policy	Jameni	агг	ayn	ιs α	nu				
Duties - Di	ective	Findples of state policy									
Module:2	Unio	n Government and its Administration Structu	re of		8	hοι	ırs				
	the I	ndian Union									
Federalism, Centre- State relationship - President: Role, Power and Position - Prime											
Minister an	d Cou	ncil of ministers - Cabinet and Central Secretariat	: - Lok S	Sab	ha -	Ra	jya				
Sabha- The	e Supr	eme Court and High Court: Powers and Function	IS								
Wodule.3		d Desition Chief Minister and Council of Minister	rc St	nto I	<b>4</b>	nou clat	ivo				
Governor- Role and Position - Chief Minister and Council of Ministers - State Legislative Assembly - State secretariat: Organization, Structure and Functions											
Madalard	1										
INIOQUIE:4         Local Administration         7 hours											
District's Administration Head- Role and Importance - Municipalities: Introduction,											
iviayor and role of Elected Representative - Panchayati Raj: Composition and Functions											
Evolution and /3rd and /4th Amendments - Zila Parishad and district administration:											
Composition and rule Panchavat Samiti Composition and Eulerions. Crom Panchavat											
Composition and Functions Importance of grass root democracy											
sempestion and runetons importance of grass root democracy											
Module:5	Elect	ion Commission		_	6	hοι	ırs				
Role of Chief Election Commissioner - State Election Commission - Functions of											
Commissions for the welfare of SC/ST/UBC and women.											
I		Total Leature h	ouro		20	hai	Irc				
		i otai Lecture n	ours:		30	not	112				

Reference Books								
1.	Durga Das Basu, Introduction to the Constitution of India, Gurgaon; LexisNexis,							
	2018 (23rd edn.)							
2.	M.V.Pylee, India's Constitution, New Delhi; S. Chand Pub., 2017 (16th edn.)							
3.	J.C Johari, Indian Government and Politics, Shoban Lal & Co., 2012							
4.	Noorani, A.G , Challenges to Civil Rights Guarantees in India, Oxford University							
	Press 2012.							
5.	R. Bhargava, (2008) 'Introduction: Outline of a Political Theory of the Indian							
	Constitution', in R. Bhargava (ed.) Politics and Ethics of the Indian Constitution,							
	New Delhi: Oxford University Press.							
6.	Bidyut Chakrabarty & Rajendra Kumar Pandey, Indian Government and Politics,							
	SAGE, New Delhi, 2008							
7	G. Austin, The Indian Constitution: CornerStone of a Nation, Oxford, Oxford							
<i>'</i> .	University Press, 1966							
Mode of Evaluation: CAT, Written assignment, Quiz and FAT								
Deserves and at the Deserve of Charlies 07 10 2021								
Recommended by Board of Studies 27-10-2021								
Ар	oproved by Academic Council N	o. 68	Date	19-08-2022				